US20140167823A1 - Power on reset (por) circuit - Google Patents

Power on reset (por) circuit Download PDF

Info

Publication number
US20140167823A1
US20140167823A1 US13/957,382 US201313957382A US2014167823A1 US 20140167823 A1 US20140167823 A1 US 20140167823A1 US 201313957382 A US201313957382 A US 201313957382A US 2014167823 A1 US2014167823 A1 US 2014167823A1
Authority
US
United States
Prior art keywords
por
bod
voltage
comparator
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US13/957,382
Other versions
US8766679B1 (en
Inventor
Hyun Paek
Joo Yul Ko
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electro Mechanics Co Ltd
Original Assignee
Samsung Electro Mechanics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electro Mechanics Co Ltd filed Critical Samsung Electro Mechanics Co Ltd
Assigned to SAMSUNG ELECTRO-MECHANICS CO., LTD. reassignment SAMSUNG ELECTRO-MECHANICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KO, JOO YUL, PAEK, HYUN
Publication of US20140167823A1 publication Critical patent/US20140167823A1/en
Application granted granted Critical
Publication of US8766679B1 publication Critical patent/US8766679B1/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L5/00—Automatic control of voltage, current, or power
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/22—Modifications for ensuring a predetermined initial state when the supply voltage has been applied
    • H03K17/223—Modifications for ensuring a predetermined initial state when the supply voltage has been applied in field-effect transistor switches
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/26—Current mirrors

Definitions

  • the present invention relates to a power on reset circuit employed in an integrated chip (IC) and the like, and particularly, to a power on reset circuit capable of even being in a circuit requiring a sleep mode or the IC requiring low power consumption.
  • IC integrated chip
  • a power on reset (hereinafter, abbreviated as ‘POR’) circuit is a circuit necessary for an integrated chip (IC) including a digital circuit.
  • a digital block needs a structure in which the digital block is not automatically turned on while power VDD is applied thereto but data stored in the digital block is reset by input of a predetermined pulse. To this end, after the power VDD is applied and a predetermined time is delayed, the input of the pulse is required.
  • the POR always needs to consume current. Therefore, it is difficult to use the POR in a circuit requiring a sleep mode or a circuit needed to have small power consumption.
  • FIG. 1 is a view showing an example of a POR circuit according to the related art.
  • the POR circuit is configured of a current mirror circuit 110 , an inverter 120 , and a delay capacitor 130 .
  • FIG. 2 is a view showing a simulation result for the POR circuit as described above.
  • Patent Document 1 Korean Patent Laid-Open Publication No. 10-2010-0071603
  • Patent Document 2 Japanese Patent Laid-Open Publication No. 2007-228095
  • An object of the present invention is to provide a power on reset (POR) circuit capable of being used even in a circuit requiring a sleep mode or an integrate chip (IC) requiring low power consumption by adding a brown out detection (BOD) circuit to a general POR circuit to implement a POR circuit having small power consumption.
  • POR power on reset
  • a power on reset (POR) circuit including: a current mirror circuit adjusting ratio of current flowing in a circuit according to voltage supplied from power; an inverter electrically connected to the current mirror circuit and driven according to output of the current mirror circuit to output a POR signal; a brown out detection (BOD) comparator electrically connected to the current mirror circuit and comparing the voltage supplied from the power with reference voltage to output a corresponding voltage signal according to the comparison result; a BOD controlling switch electrically connected to an output terminal of the BOD comparator and driven when the output of the BOD comparator is zero voltage (0V) to again operate a POR; and a current controlling switch installed in the current mirror circuit and driven when the output of the BOD comparator is zero voltage (0V) to control and supply current of the POR.
  • POR power on reset
  • the BOD comparator may be configured of an operational amplifier (OP AMP).
  • OP AMP operational amplifier
  • the BOD comparator may be configured so that an input terminal of one side thereof is input with reference voltage of bandgap reference (BGR) and an input terminal of the other side thereof is input with voltage from a supplying power VDD.
  • BGR bandgap reference
  • the BOD comparator may be configured so that the input terminal of the other side is input with the voltage from the supplying power VDD, the voltage from the supplying power VDD being divided by a resistor.
  • the BOD comparator may be configured so as to output zero voltage (0V) in the case in which the input voltage from the supplying power VDD is lower than the reference voltage of the bandgap reference (BGR).
  • the BOD comparator may be configured so as to maintain high voltage as output thereof in the case in which the input voltage from the supplying power VDD is the reference voltage or more of the bandgap reference (BGR).
  • the BOD controlling switch may be configured of a semiconductor switching element.
  • the semiconductor switching element may be a p-channel type Metal Oxide Semiconductor Field Effect Transistor (MOSFET).
  • MOSFET Metal Oxide Semiconductor Field Effect Transistor
  • the current controlling switch may be configured of a semiconductor switching element.
  • the semiconductor switching element may be a p-channel type MOSFET.
  • FIG. 1 is a view showing an example of a POR circuit according to the related art
  • FIG. 2 a view showing a simulation result of current for power VDD and POR output in the POR circuit of FIG. 1 ;
  • FIG. 3 is a view showing a configuration of a power on reset (POR) circuit according to an exemplary embodiment of the present invention
  • FIG. 4 is a view showing a simulation result of POR output and current when the POR circuit according to the exemplary embodiment of the present invention is constantly supplied with VDD;
  • FIG. 5 is a view showing a simulation result of POR output and current when VDD drops to a predetermined value or less in the POR circuit according to the exemplary embodiment of the present invention.
  • FIG. 6 is a view showing a simulation result of current consumed in the POR circuit according to the related art and the POR circuit according to the exemplary embodiment of the present invention.
  • unit means a unit processing at least one function or operation, which may be implemented by hardware, software, or combinations of the hardware and the software.
  • FIG. 3 is a view showing a configuration of a power on reset (POR) circuit according to an exemplary embodiment of the present invention.
  • POR power on reset
  • the POR circuit includes a current mirror circuit 310 , an inverter 320 , a brown out detection (BOD) comparator 330 , a BOD controlling switch 340 , and a current controlling switch 350 .
  • BOD brown out detection
  • the current mirror circuit 310 adjusts current ratio flowing in a circuit according to voltage supplied from power VDD.
  • the inverter 320 is electrically connected to the current mirror circuit 310 , and is driven according to output of the current mirror circuit 310 to thereby output a POR signal.
  • the brown out detection (BOD) comparator 330 is electrically connected to the current mirror circuit 310 , and compares supply voltage from the power VDD with reference voltage to thereby output a corresponding voltage signal according to the compared result.
  • the BOD comparator 330 may be configured of an operational amplifier (OP-AMP).
  • OP-AMP operational amplifier
  • the BOD comparator 330 may be configured so that an input terminal of one side thereof is input with reference voltage of bandgap reference BGR and an input terminal of the other side thereof is input with voltage from supplying power VDD.
  • the BOD comparator 330 may be configured so that the input terminal of the other side thereof is input with the voltage from the supplying power VDD, the voltage from the supplying power VDD being divided (distributed) by a resistor, as shown in FIG. 3 .
  • the BOD comparator 330 may be configured so as to output zero voltage ( 0 V) in the case in which the input voltage from the supplying power VDD is lower than the reference voltage of the BGR.
  • the BOD comparator 330 may be configured so as to maintain high voltage as output thereof in the case in which the input voltage from the supplying power VDD is the reference voltage or more of the BGR.
  • the BOD controlling switch 340 is electrically connected to an output terminal of the BOD comparator 330 and is driven when output of the BOD comparator 330 is zero voltage (0V) to thereby serve to again operate the POR.
  • the above-mentioned BOD controlling switch 340 may be configured of a semiconductor switching element.
  • the semiconductor switching element may be configured of a p-channel type Metal Oxide Semiconductor Field Effect Transistor (MOSFET).
  • the current controlling switch 350 is installed in the current mirror circuit 310 and is driven when the output of the BOD comparator 330 is zero voltage (0V) to thereby serve to control and supply current of the POR.
  • the current controlling switch 350 may be configured of a semiconductor switching element similar to the BOD controlling switch 340 .
  • the semiconductor switching element may also be configured of a p-channel type MOSFET.
  • the POR circuit according to the exemplary embodiment of the present invention is mainly configured of a power on reset circuit part and a brown out detection circuit part.
  • the POR circuit part is a circuit operated when the power is applied and the BOD circuit part is a circuit capable of being forcedly reset when unstable power is input during the operation.
  • the BOD circuit part is configured of the BOD comparator 330 using the operational amplifier (OP AMP) as described above, wherein the input terminal of one side of the BOD comparator 330 is input with the reference voltage of the BGR and the input terminal of the other side thereof is input with the voltage that the VDD is distributed by the resistor.
  • OP AMP operational amplifier
  • the BOD controlling switch 340 (PMOS) having a gate terminal connected to the output terminal of the BOD comparator 330 is forcedly driven (that is, switched on) to again operate the POR.
  • the BOD comparator 330 In the case in which the VDD voltage is constantly supplied, the BOD comparator 330 is not operated and the output of the BOD comparator 300 is maintained at high voltage. Therefore, the current controlling switch 350 (PMOS) installed in the current mirror circuit 310 is maintained in a switch off state. As a result, current flow in the current mirror circuit 310 is blocked, thereby preventing power consumption during the operation of the current mirror circuit 310 . This eventually means that it is possible to design the POR consuming low power using the output of the BOD.
  • PMOS current controlling switch 350
  • the current controlling switch 350 (PMOS) in the current mirror circuit 310 is driven (that is, switched on) to thereby supply current to the current mirror circuit 310 .
  • FIG. 4 is a view showing a simulation result of POR output and current when the POR circuit according to the exemplary embodiment of the present invention is constantly supplied with VDD
  • FIG. 5 is a view showing a simulation result of POR output and current when VDD drops to a predetermined value or less in the POR circuit according to the exemplary embodiment of the present invention.
  • the output of the BOD comparator 330 is maintained in the high voltage state as described above, such that both the BOD controlling switch 340 and the current controlling switch 350 are maintained in the switch off state and thus current does not flow in the current mirror circuit 310 to thereby represent a current value of 0 and also represent the POR output of 0 value.
  • the BOD comparator 330 outputs 0V as described above, such that both the BOD controlling switch 340 and the current controlling switch 350 are switched on to thereby immediately represent the current value and the POR output having a predetermined magnitude value. Thereafter, it may be appreciated that when the VDD is again constantly supplied, the current value and the POR output also represent 0 value.
  • FIG. 6 is a view showing a simulation result of current consumed in the POR circuit according to related art and the POR circuit according to the exemplary embodiment of the present invention.
  • the POR circuit according to related art continuously consumes the current having a predetermined magnitude regardless of whether or not the supplying voltage is uniform, but the POR circuit according to the present invention does not consume the current as long as the voltage is uniformly supplied.
  • power consumed in a power on reset may be minimized by adding a brown out detection (BOD) circuit to a general POR circuit to implement the POR circuit having small power consumption, thereby making it possible to design a low power integrated chip (IC).
  • BOD brown out detection

Abstract

Disclosed herein is a power on reset (POR) circuit, including: a current mirror circuit adjusting ratio of current flowing in a circuit according to voltage supplied from power; an inverter driven according to output of the current mirror circuit to output a POR signal; a brown out detection (BOD) comparator electrically connected to the current mirror circuit and comparing the voltage supplied from the power with reference voltage to output a corresponding voltage signal according to the comparison result; a BOD controlling switch driven when the output of the BOD comparator is zero voltage (0V) to again operate a POR; and a current controlling switch installed in the current mirror circuit and driven when the output of the BOD comparator is zero voltage (0V) to control and supply current of the POR.

Description

    CROSS REFERENCE(S) TO RELATED APPLICATIONS
  • This application claims the benefit under 35 U.S.C. Section 119 of Korean Patent Application Serial No. 10-2012-0148432, entitled “Power On Reset (POR) Circuit” filed on Dec. 18, 2012, which is hereby incorporated by reference in its entirety into this application.
    • BACKGROUND OF THE INVENTION
  • 1. Technical Field
  • The present invention relates to a power on reset circuit employed in an integrated chip (IC) and the like, and particularly, to a power on reset circuit capable of even being in a circuit requiring a sleep mode or the IC requiring low power consumption.
  • 2. Description of the Related Art
  • A power on reset (hereinafter, abbreviated as ‘POR’) circuit is a circuit necessary for an integrated chip (IC) including a digital circuit. A digital block needs a structure in which the digital block is not automatically turned on while power VDD is applied thereto but data stored in the digital block is reset by input of a predetermined pulse. To this end, after the power VDD is applied and a predetermined time is delayed, the input of the pulse is required. However, the POR always needs to consume current. Therefore, it is difficult to use the POR in a circuit requiring a sleep mode or a circuit needed to have small power consumption.
  • FIG. 1 is a view showing an example of a POR circuit according to the related art.
  • Referring to FIG. 1, the POR circuit according to related art is configured of a current mirror circuit 110, an inverter 120, and a delay capacitor 130.
  • When the VDD is applied as the power, current ratio is adjusted by the current mirror circuit 110 so as to mirror current IA to be smaller. In addition, the small IA current charges the delay capacitor and voltage of a “point A” obtains voltage delayed as compared to the VDD. This may obtain more delayed pulse than the VDD through the inverter 120. FIG. 2 is a view showing a simulation result for the POR circuit as described above.
  • However, in the case of the POR circuit according to related art as described above, since the current mirror circuit 110 always operates, it consumes significantly large power. In addition, since the current mirror circuit 110 always operates as described above, it is difficult to use in the case requiring the sleep mode or in the case of the IC requiring low power.
    • RELATED ART DOCUMENT Patent Document
  • (Patent Document 1) Korean Patent Laid-Open Publication No. 10-2010-0071603
  • (Patent Document 2) Japanese Patent Laid-Open Publication No. 2007-228095
    • SUMMARY OF THE INVENTION
  • An object of the present invention is to provide a power on reset (POR) circuit capable of being used even in a circuit requiring a sleep mode or an integrate chip (IC) requiring low power consumption by adding a brown out detection (BOD) circuit to a general POR circuit to implement a POR circuit having small power consumption.
  • According to an exemplary embodiment of the present invention, there is provided a power on reset (POR) circuit, including: a current mirror circuit adjusting ratio of current flowing in a circuit according to voltage supplied from power; an inverter electrically connected to the current mirror circuit and driven according to output of the current mirror circuit to output a POR signal; a brown out detection (BOD) comparator electrically connected to the current mirror circuit and comparing the voltage supplied from the power with reference voltage to output a corresponding voltage signal according to the comparison result; a BOD controlling switch electrically connected to an output terminal of the BOD comparator and driven when the output of the BOD comparator is zero voltage (0V) to again operate a POR; and a current controlling switch installed in the current mirror circuit and driven when the output of the BOD comparator is zero voltage (0V) to control and supply current of the POR.
  • The BOD comparator may be configured of an operational amplifier (OP AMP).
  • The BOD comparator may be configured so that an input terminal of one side thereof is input with reference voltage of bandgap reference (BGR) and an input terminal of the other side thereof is input with voltage from a supplying power VDD.
  • The BOD comparator may be configured so that the input terminal of the other side is input with the voltage from the supplying power VDD, the voltage from the supplying power VDD being divided by a resistor.
  • The BOD comparator may be configured so as to output zero voltage (0V) in the case in which the input voltage from the supplying power VDD is lower than the reference voltage of the bandgap reference (BGR).
  • The BOD comparator may be configured so as to maintain high voltage as output thereof in the case in which the input voltage from the supplying power VDD is the reference voltage or more of the bandgap reference (BGR).
  • The BOD controlling switch may be configured of a semiconductor switching element.
  • The semiconductor switching element may be a p-channel type Metal Oxide Semiconductor Field Effect Transistor (MOSFET).
  • The current controlling switch may be configured of a semiconductor switching element.
  • The semiconductor switching element may be a p-channel type MOSFET.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a view showing an example of a POR circuit according to the related art;
  • FIG. 2 a view showing a simulation result of current for power VDD and POR output in the POR circuit of FIG. 1;
  • FIG. 3 is a view showing a configuration of a power on reset (POR) circuit according to an exemplary embodiment of the present invention;
  • FIG. 4 is a view showing a simulation result of POR output and current when the POR circuit according to the exemplary embodiment of the present invention is constantly supplied with VDD;
  • FIG. 5 is a view showing a simulation result of POR output and current when VDD drops to a predetermined value or less in the POR circuit according to the exemplary embodiment of the present invention; and
  • FIG. 6 is a view showing a simulation result of current consumed in the POR circuit according to the related art and the POR circuit according to the exemplary embodiment of the present invention.
    •  DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • The terms and words used in the present specification and claims should not be interpreted as being limited to typical meanings or dictionary definitions, but should be interpreted as having meanings and concepts relevant to the technical scope of the present invention based on the rule according to which an inventor can appropriately define the concept of the term to describe most appropriately the best method he or she knows for carrying out the invention.
  • Through the present specification, unless explicitly described otherwise, “comprising” any components will be understood to imply the inclusion of other components but not the exclusion of any other components. The terms “unit”, “module”, “device” or the like means a unit processing at least one function or operation, which may be implemented by hardware, software, or combinations of the hardware and the software.
  • Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.
  • FIG. 3 is a view showing a configuration of a power on reset (POR) circuit according to an exemplary embodiment of the present invention.
  • Referring to FIG. 3, the POR circuit according to the exemplary circuit of the present invention includes a current mirror circuit 310, an inverter 320, a brown out detection (BOD) comparator 330, a BOD controlling switch 340, and a current controlling switch 350.
  • The current mirror circuit 310 adjusts current ratio flowing in a circuit according to voltage supplied from power VDD.
  • The inverter 320 is electrically connected to the current mirror circuit 310, and is driven according to output of the current mirror circuit 310 to thereby output a POR signal.
  • The brown out detection (BOD) comparator 330 is electrically connected to the current mirror circuit 310, and compares supply voltage from the power VDD with reference voltage to thereby output a corresponding voltage signal according to the compared result.
  • Here, the BOD comparator 330 may be configured of an operational amplifier (OP-AMP).
  • In addition, the BOD comparator 330 may be configured so that an input terminal of one side thereof is input with reference voltage of bandgap reference BGR and an input terminal of the other side thereof is input with voltage from supplying power VDD.
  • In this configuration, the BOD comparator 330 may be configured so that the input terminal of the other side thereof is input with the voltage from the supplying power VDD, the voltage from the supplying power VDD being divided (distributed) by a resistor, as shown in FIG. 3.
  • In addition, the BOD comparator 330 may be configured so as to output zero voltage (0V) in the case in which the input voltage from the supplying power VDD is lower than the reference voltage of the BGR.
  • In addition, the BOD comparator 330 may be configured so as to maintain high voltage as output thereof in the case in which the input voltage from the supplying power VDD is the reference voltage or more of the BGR.
  • The BOD controlling switch 340 is electrically connected to an output terminal of the BOD comparator 330 and is driven when output of the BOD comparator 330 is zero voltage (0V) to thereby serve to again operate the POR. Here, the above-mentioned BOD controlling switch 340 may be configured of a semiconductor switching element. In this case, the semiconductor switching element may be configured of a p-channel type Metal Oxide Semiconductor Field Effect Transistor (MOSFET).
  • The current controlling switch 350 is installed in the current mirror circuit 310 and is driven when the output of the BOD comparator 330 is zero voltage (0V) to thereby serve to control and supply current of the POR. Here, the current controlling switch 350 may be configured of a semiconductor switching element similar to the BOD controlling switch 340. In this case, the semiconductor switching element may also be configured of a p-channel type MOSFET.
  • Next, operations of a POR circuit having the configuration as described above according the exemplary embodiment of the present invention will be briefly described.
  • As described above, the POR circuit according to the exemplary embodiment of the present invention is mainly configured of a power on reset circuit part and a brown out detection circuit part. The POR circuit part is a circuit operated when the power is applied and the BOD circuit part is a circuit capable of being forcedly reset when unstable power is input during the operation. The BOD circuit part is configured of the BOD comparator 330 using the operational amplifier (OP AMP) as described above, wherein the input terminal of one side of the BOD comparator 330 is input with the reference voltage of the BGR and the input terminal of the other side thereof is input with the voltage that the VDD is distributed by the resistor.
  • In the above-mentioned situation, if the VDD is input to the BOD comparator 330 in a state it is lower than the reference voltage of the BGR while fluctuating, the BOD comparator 330 outputs zero voltage (0V) through the output terminal. Therefore, the BOD controlling switch 340 (PMOS) having a gate terminal connected to the output terminal of the BOD comparator 330 is forcedly driven (that is, switched on) to again operate the POR.
  • In the case in which the VDD voltage is constantly supplied, the BOD comparator 330 is not operated and the output of the BOD comparator 300 is maintained at high voltage. Therefore, the current controlling switch 350 (PMOS) installed in the current mirror circuit 310 is maintained in a switch off state. As a result, current flow in the current mirror circuit 310 is blocked, thereby preventing power consumption during the operation of the current mirror circuit 310. This eventually means that it is possible to design the POR consuming low power using the output of the BOD.
  • When the VDD voltage that is a predetermined value or less (that is, the reference voltage or less of the BGR) is supplied, 0V is output through the output terminal of the BOD comparator 330. Therefore, the current controlling switch 350 (PMOS) in the current mirror circuit 310 is driven (that is, switched on) to thereby supply current to the current mirror circuit 310.
  • Meanwhile, FIG. 4 is a view showing a simulation result of POR output and current when the POR circuit according to the exemplary embodiment of the present invention is constantly supplied with VDD and FIG. 5 is a view showing a simulation result of POR output and current when VDD drops to a predetermined value or less in the POR circuit according to the exemplary embodiment of the present invention.
  • As shown in FIG. 4, in the POR circuit according to the exemplary embodiment of the present invention, it may be appreciated that when the VDD is constantly supplied, the output of the BOD comparator 330 is maintained in the high voltage state as described above, such that both the BOD controlling switch 340 and the current controlling switch 350 are maintained in the switch off state and thus current does not flow in the current mirror circuit 310 to thereby represent a current value of 0 and also represent the POR output of 0 value.
  • However, as shown in FIG. 5, it may be appreciated that when the VDD drops to a predetermined value or less, the BOD comparator 330 outputs 0V as described above, such that both the BOD controlling switch 340 and the current controlling switch 350 are switched on to thereby immediately represent the current value and the POR output having a predetermined magnitude value. Thereafter, it may be appreciated that when the VDD is again constantly supplied, the current value and the POR output also represent 0 value.
  • In addition, FIG. 6 is a view showing a simulation result of current consumed in the POR circuit according to related art and the POR circuit according to the exemplary embodiment of the present invention.
  • As shown in FIG. 6, it may be appreciated that the POR circuit according to related art continuously consumes the current having a predetermined magnitude regardless of whether or not the supplying voltage is uniform, but the POR circuit according to the present invention does not consume the current as long as the voltage is uniformly supplied.
  • According to the exemplary embodiment of the present invention as described above, power consumed in a power on reset (POR) may be minimized by adding a brown out detection (BOD) circuit to a general POR circuit to implement the POR circuit having small power consumption, thereby making it possible to design a low power integrated chip (IC).
  • Although the preferred embodiments of the present invention have been disclosed, the present invention is not limited thereto, but those skilled in the art will appreciated that various modifications, additions, and substitutions are possible, without departing from the scope and sprit of the invention as disclosed in the accompanying claims. Therefore, the true scope of the present invention should be construed by the following claims, and all of the technical spirit of the present invention within the equivalent range thereof are included in scope of the present invention.

Claims (10)

What is claimed is:
1. A power on reset (POR) circuit, comprising:
a current mirror circuit adjusting ratio of current flowing in a circuit according to voltage supplied from power;
an inverter electrically connected to the current mirror circuit and driven according to output of the current mirror circuit to output a POR signal;
a brown out detection (BOD) comparator electrically connected to the current mirror circuit and comparing the voltage supplied from the power with reference voltage to output a corresponding voltage signal according to the comparison result;
a BOD controlling switch electrically connected to an output terminal of the BOD comparator and driven when the output of the BOD comparator is zero voltage (0V) to again operate a POR; and
a current controlling switch installed in the current mirror circuit and driven when the output of the BOD comparator is zero voltage (0V) to control and supply current of the POR.
2. The POR circuit according to claim 1, wherein the BOD comparator is configured of an operational amplifier (OP AMP).
3. The POR circuit according to claim 1, wherein the BOD comparator is configured so that an input terminal of one side thereof is input with reference voltage of bandgap reference (BGR) and an input terminal of the other side thereof is input with voltage from a supplying power VDD.
4. The POR circuit according to claim 3, wherein the BOD comparator is configured so that the input terminal of the other side is input with the voltage from the supplying power VDD, the voltage from the supplying power VDD being divided by a resistor.
5. The POR circuit according to claim 3, wherein the BOD comparator is configured so as to output zero voltage (0V) in the case in which the input voltage from the supplying power VDD is lower than the reference voltage of the bandgap reference (BGR).
6. The POR circuit according to claim 3, wherein the BOD comparator is configured so as to maintain high voltage as output thereof in the case in which the input voltage from the supplying power VDD is the reference voltage or more of the bandgap reference (BGR).
7. The POR circuit according to claim 1, wherein the BOD controlling switch is configured of a semiconductor switching element.
8. The POR circuit according to claim 7, wherein the semiconductor switching element is a p-channel type Metal Oxide Semiconductor Field Effect Transistor (MOSFET).
9. The POR circuit according to claim 1, wherein the current controlling switch is configured of a semiconductor switching element.
10. The POR circuit according to claim 9, wherein the semiconductor switching element is a p-channel type MOSFET.
US13/957,382 2012-12-18 2013-08-01 Power on reset (POR) circuit Expired - Fee Related US8766679B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2012-0148432 2012-12-18
KR1020120148432A KR20140079008A (en) 2012-12-18 2012-12-18 Power on reset(POR) circuit

Publications (2)

Publication Number Publication Date
US20140167823A1 true US20140167823A1 (en) 2014-06-19
US8766679B1 US8766679B1 (en) 2014-07-01

Family

ID=50930184

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/957,382 Expired - Fee Related US8766679B1 (en) 2012-12-18 2013-08-01 Power on reset (POR) circuit

Country Status (3)

Country Link
US (1) US8766679B1 (en)
JP (1) JP2014121084A (en)
KR (1) KR20140079008A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170205470A1 (en) * 2014-07-28 2017-07-20 Csmc Technologies Fab1 Co., Ltd. Brown out detector having sequential control function
CN107870259A (en) * 2016-09-27 2018-04-03 意法半导体股份有限公司 There is the HV voltage comparators of muting sensitivity to technique/temperature and power source change
CN109818411A (en) * 2017-11-22 2019-05-28 辉芒微电子（深圳）有限公司 A kind of power switch circuit, chip and power supply system suitable for power supply mutation

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20160074163A (en) 2014-12-18 2016-06-28 삼성전기주식회사 Power on reset circuit
US9729138B1 (en) 2015-12-16 2017-08-08 Adesto Technologies Corporation Circuits and systems having low power power-on-reset and/or brown out detection
KR20210097532A (en) 2020-01-30 2021-08-09 삼성전자주식회사 Supply voltage detecting circuit, electronic device comprising same and electronic system comprising same
KR20220103236A (en) 2021-01-14 2022-07-22 삼성전자주식회사 Low voltage attack detector

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6894544B2 (en) * 2003-06-02 2005-05-17 Analog Devices, Inc. Brown-out detector
JP4686222B2 (en) 2005-03-17 2011-05-25 株式会社東芝 Semiconductor device
JP2007228095A (en) 2006-02-21 2007-09-06 Toshiba Lsi System Support Kk Power-on reset circuit
KR20100071603A (en) 2008-12-19 2010-06-29 삼성전자주식회사 Power on reset circuit and driving method thereof
KR101782137B1 (en) 2010-11-08 2017-09-27 삼성전자주식회사 Power on reset circuit

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170205470A1 (en) * 2014-07-28 2017-07-20 Csmc Technologies Fab1 Co., Ltd. Brown out detector having sequential control function
US10254353B2 (en) * 2014-07-28 2019-04-09 Csmc Technologies Fabi Co., Ltd. Brown out detector having sequential control function
CN107870259A (en) * 2016-09-27 2018-04-03 意法半导体股份有限公司 There is the HV voltage comparators of muting sensitivity to technique/temperature and power source change
CN109818411A (en) * 2017-11-22 2019-05-28 辉芒微电子（深圳）有限公司 A kind of power switch circuit, chip and power supply system suitable for power supply mutation

Also Published As

Publication number Publication date
US8766679B1 (en) 2014-07-01
KR20140079008A (en) 2014-06-26
JP2014121084A (en) 2014-06-30

Similar Documents

Publication Publication Date Title
US8766679B1 (en) Power on reset (POR) circuit
CN111801893B (en) Low quiescent current load switch
US9819173B2 (en) Overheat protection circuit and voltage regulator
US8866341B2 (en) Voltage regulator
JP5120111B2 (en) Series regulator circuit, voltage regulator circuit, and semiconductor integrated circuit
JP2019533961A (en) Current sensing and control for transistor power switches
US7586364B2 (en) Power supply voltage controlling circuit and semiconductor integrated circuit
US10416696B2 (en) Low dropout voltage regulator
US9098100B2 (en) Voltage regulator with improved reverse current protection
US20150188421A1 (en) Voltage regulator
TWI489241B (en) Voltage regulator
JP2008033461A (en) Constant voltage power circuit
US20150188436A1 (en) Semiconductor Device
JP2021502049A (en) High voltage gate driver current source
US10274981B2 (en) Voltage dropping apparatus, voltage switching apparatus, and internal voltage supply apparatus using the same
KR20140104352A (en) Level shift circuit
US9425789B1 (en) Reference voltage circuit and electronic device
US20160103464A1 (en) Powering of a Charge with a Floating Node
JP2006115594A (en) Malfunction preventing circuit
JP2015050648A (en) Backflow prevention switch and power supply device
JP2017123091A (en) regulator
US7508254B2 (en) Reference supply voltage circuit using more than two reference supply voltages
US11057032B2 (en) Control circuit and ideal diode circuit
US10691151B2 (en) Devices and methods for dynamic overvoltage protection in regulators
US20130241508A1 (en) Voltage regulator

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRO-MECHANICS CO., LTD., KOREA, REPUBL

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PAEK, HYUN;KO, JOO YUL;REEL/FRAME:030929/0387

Effective date: 20130319

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.)

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20220701