US20140167212A1 - Termination Structure with Multiple Embedded Potential Spreading Capacitive Structures for Trench MOSFET and Method - Google Patents

Termination Structure with Multiple Embedded Potential Spreading Capacitive Structures for Trench MOSFET and Method Download PDF

Info

Publication number
US20140167212A1
US20140167212A1 US13/712,980 US201213712980A US2014167212A1 US 20140167212 A1 US20140167212 A1 US 20140167212A1 US 201213712980 A US201213712980 A US 201213712980A US 2014167212 A1 US2014167212 A1 US 2014167212A1
Authority
US
United States
Prior art keywords
trench
oxide
bsl
bulk semiconductor
ita
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US13/712,980
Other versions
US9029236B2 (en
Inventor
Xiaobin Wang
Anup Bhalla
Hamza Yilmaz
Daniel Ng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alpha and Omega Semiconductor Inc
Original Assignee
Alpha and Omega Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alpha and Omega Semiconductor Inc filed Critical Alpha and Omega Semiconductor Inc
Priority to US13/712,980 priority Critical patent/US9029236B2/en
Assigned to ALPHA AND OMEGA SEMICONDUCTOR INCORPORATED reassignment ALPHA AND OMEGA SEMICONDUCTOR INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YILMAZ, HAMZA, WANG, XIAOBIN, NG, DANIEL, BHALLA, ANUP
Publication of US20140167212A1 publication Critical patent/US20140167212A1/en
Priority to US14/684,570 priority patent/US9960237B2/en
Application granted granted Critical
Publication of US9029236B2 publication Critical patent/US9029236B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0638—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layer, e.g. with channel stopper
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/66727—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the source electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7803—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692—Surface layout
    • H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • This invention relates generally to the field of power semiconductor device structure. More specifically, the present invention is directed to termination structures for trench MOSFET and their fabrication method.
  • Power semiconductor devices have many industrial applications, such as power amplifiers, power convertors, low noise amplifiers and digital Integrated Circuits (IC) to name a few.
  • Some examples of power semiconductor devices are Schottky diode, Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET), Insulated Gate Bipolar Transistor (IGBT) and double diffused Metal-Oxide-Semiconductor Transistor (DMOS).
  • MOSFET Metal-Oxide-Semiconductor Field Effect Transistor
  • IGBT Insulated Gate Bipolar Transistor
  • DMOS double diffused Metal-Oxide-Semiconductor Transistor
  • the termination structure of power semiconductor devices often requires a high quality semiconductor oxide layer such as silicon oxide.
  • a high quality semiconductor oxide layer that is both deep and wide (for example, of the order of ten microns) is often required to insure a high breakdown voltage (BV) and low leakage current I lk .
  • BV breakdown voltage
  • semiconductor oxide layers of thickness around 1 micron can be thermally formed or deposited, it can take more than two hours process time just to form a 0.5 micron thick thermal oxide. Besides being of lower quality, a deposited oxide thickness of a few microns is already considered quite thick in that its dielectric property non-uniformity can be a problem. Manufacturing issues with forming a deep and wide oxide filled trench include processing time, non-uniformity, and high stress levels.
  • Fig. A illustrates U.S. Pat. No. 5,998,833 entitled: “Power Semiconductor Devices having Improved High Frequency Switching and Breakdown Characteristics” by Baliga, granted on Dec. 7, 1999.
  • the disclosed integrated power semiconductor device 300 ′ includes adjacent DEVICE CELLS region and EDGE TERMINATION region and the integrated power semiconductor device 300 ′ was stated to have improved high frequency switching performance, improved edge termination characteristics and reduced on-state resistance and include MOSFET unit cells with upper trench-based gate electrodes (e.g., 126 ) and lower trench-based source electrodes (not shown).
  • the use of the trench-based source electrode instead of a larger gate electrode reduces the gate-to-drain capacitance (C.sub.GD) of the MOSFET and improves switching speed by reducing the amount of gate charging and discharging current that is needed during high frequency operation. It is pointed out that, due to the substantial structural difference between the DEVICE CELLS region and the EDGE TERMINATION region, an extra body mask is needed to block body implant (e.g., the implant forming P body region 116 ) from the EDGE TERMINATION region.
  • body implant e.g., the implant forming P body region 116
  • FIG. B 1 and Fig. B 2 are respectively FIG. 2D and FIG. 2E excerpted from U.S. application Ser. No. 12/637,988 illustrating a procedural portion of simultaneously creating a semiconductor device structure with an oxide-filled large deep trench termination portion and another portion of deep active device trenches. Due to the substantial structural difference between the active device trench top area (ADTTA) 3 b and the large trench top area (LTTA) 2 b, an extra windowed mask 110 b is needed to block processing steps for the ADTTA 3 b from affecting the LTTA 2 b. Therefore, there exists a continued desire to create a highly functional power semiconductor device with an integrated termination structure that is structurally flexible and also simple to manufacture.
  • ADTTA active device trench top area
  • LTTA large trench top area
  • a termination structure with multiple embedded potential spreading capacitive structures for terminating an active area semiconductor device located along the top surface of a bulk semiconductor layer (BSL).
  • the BSL has a proximal bulk semiconductor wall (PBSW) separating the TSMEC from the active area semiconductor device, the TSMEC comprises an oxide-filled large deep trench (OFLDT) being bounded by the PBSW and a distal bulk semiconductor wall (DBSW) wherein the OFLDT further comprises:
  • the active area semiconductor device may be a trench MOSFET having a drain-source voltage (DSV) between a first electrode (e.g. source) on top and a second electrode (e.g. drain) on the bottom, wherein the TSMEC supports DSV horizontally.
  • DSV drain-source voltage
  • a termination structure with multiple embedded potential spreading capacitive structures for terminating an adjacent trench MOSFET located along top surface of a bulk semiconductor layer (BSL) supporting a drain-source voltage (DSV) across the trench MOSFET atop a bottom drain electrode.
  • the BSL has an active upper source region, an active upper body region, a conductive trench gate region and a proximal bulk semiconductor wall (PBSW) separating the TSMEC from the trench MOSFET.
  • the TSMEC has an oxide-filled large deep trench (OFLDT) bounded by the PBSW and a distal bulk semiconductor wall (DBSW) having a distal upper body region leveled with the active upper body region.
  • the OFLDT includes:
  • the EBCS are made up of a set of interleaved conductive embedded polycrystalline semiconductor regions (EPSR) and oxide columns (OXC) of the OFLDT, a proximal EPSR located next to the PBSW is electrically connected to a top electrode (e.g. connecting to the active upper source region) and a distal EPSR located next to the DBSW is electrically connected to the DBSW.
  • ESR interleaved conductive embedded polycrystalline semiconductor regions
  • OXC oxide columns
  • each OXC further embeds a bulk semiconductor finger (BSF) emanating from the BSL beneath the OFLDT so as to form a number of 3-way interleaved EBCS with the BSL material, the OXC material and the EPSR material.
  • BSF bulk semiconductor finger
  • top electrical interconnecting network An important example of the top electrical interconnecting network is as follows:
  • a method for making a semiconductor device with a termination structure is an oxide-filled large deep trench (OFLDT) of trench size TCS and trench depth TCD with multiple embedded conductive regions (MECR) inside.
  • the method includes:
  • the conductive trench material is made of polycrystalline semiconductor and shaping the polycrystalline semiconductor material into the MECR involves depositing an insulating material atop till it, together with the oxide columns, embeds the polycrystalline semiconductor material.
  • converting the bulk semiconductor materials is via thermal oxidation and filling the residual trench spaces is via conductive material deposition.
  • converting the bulk semiconductor materials corresponding to ITA-A into oxide columns further includes leaving a portion of the bulk semiconductor materials corresponding to ITA-A unconverted so as to form bulk semiconductor fingers (BSF) between the converted oxide columns.
  • BSF bulk semiconductor fingers
  • the semiconductor device is a trench MOSFET adjacent the termination structure.
  • source regions and body regions are implanted into the upper portion of the BSL between the active polycrystalline gate regions.
  • the trench MOSFET is a shielded gate trench MOSFET (SGT MOSFET) having an upper control gate and a lower shielding gate with the lower shielding gate biased to the source voltage.
  • shaping the polycrystalline semiconductor material includes:
  • Fig. A illustrates a prior art integrated power semiconductor device from U.S. Pat. No. 5,998,833 that includes adjacent DEVICE CELLS region and EDGE TERMINATION region;
  • Fig. B 1 and Fig. B 2 are excerpts from U.S. application Ser. No. 12/637,988 illustrating a procedural portion of creating a semiconductor device structure with an oxide-filled large deep trench termination portion and another portion of deep active device trenches;
  • Fig. C 1 and Fig. C 2 illustrate top views of a procedural portion of creating a semiconductor device structure with an oxide-filled large deep trench, based on U.S. application Ser. No. 12/637,988;
  • Fig. D 1 and Fig. D 2 illustrate top views of an alternative layout pattern for the procedural portion shown in Fig. C 1 and Fig. C 2 ;
  • FIG. 1A illustrates a first embodiment, under the present invention, of power semiconductor device structure having a trench MOSFET and a termination structure with multiple embedded potential spreading capacitive structures TSMEC;
  • FIG. 1B illustrates a slight variation of FIG. 1A in the area of biasing the TSMEC
  • FIG. 2A , FIG. 2B and FIG. 2C illustrate a second embodiment, under the present invention, of power semiconductor device structure having a trench MOSFET and a TSMEC;
  • FIG. 3 illustrates an electrical potential distribution across the power semiconductor device structure of FIG. 1A ;
  • FIG. 4 illustrates an electrical potential distribution across the power semiconductor device structure of FIG. 2A , FIG. 2B and FIG. 2C ;
  • FIG. 5A through FIG. 5F illustrate fabrication steps for the power semiconductor device structure of FIG. 1A ;
  • FIG. 6A through FIG. 6K illustrate fabrication steps for a power semiconductor device structure similar to that shown in FIG. 1A except that the trench MOSFET is a shielded gate trench MOSFET (SGT MOSFET); and
  • SGT MOSFET shielded gate trench MOSFET
  • FIG. 7A through FIG. 7D illustrate fabrication steps for a power semiconductor device structure similar to that shown in FIGS. 2A through 2C .
  • a large trench top area (LTTA) 11 a an initial trench 12 a is etched in the bulk semiconductor layer 1 . Numerous semiconductor mesas 13 a are left unetched within the large trench top area (LTTA) 11 a .
  • the exposed sidewalls within large trench top area (LTTA) 11 a are oxidized, such that the semiconductor mesas 13 a are substantially completely oxidized to form high quality oxide mesas 13 b.
  • the remaining gaps within the trench 12 b may then be easily filled with an oxide deposition step (not shown) to form a large oxide trench.
  • a closed cell pattern of initial trenches 12 c is formed in the bulk semiconductor layer 1 within the large trench top area (LTTA) 11 c.
  • a network of semiconductor mesas 13 c is left unetched around the initial trenches 12 c.
  • all the exposed semiconductor within the large trench top area (LTTA) 11 c are oxidized, such that the network of semiconductor mesas 13 c are substantially completely oxidized to form a network of high quality oxide mesas 13 d.
  • the remaining gaps in trenches 12 d can then be easily filled with deposited oxide or another suitable material (not shown) to form a large oxide trench.
  • FIG. 1A illustrates a first embodiment of power semiconductor device structure having an active area with trench MOSFET 40 and an adjacent termination area with termination structure with multiple embedded potential spreading capacitive structures (TSMEC) 10 .
  • Both the TSMEC 10 and the trench MOSFET 40 are located on the top side of a bulk semiconductor layer (BSL) 1 atop a bottom drain electrode (not shown here to avoid unnecessary obscuring details).
  • BSL bulk semiconductor layer
  • the BSL 1 On the trench MOSFET 40 side, the BSL 1 has an active upper source region 42 b, an active upper body region 44 b, a conductive trench gate region 46 b and a proximal bulk semiconductor wall (PBSW) 48 supporting a drain-source voltage (DSV) vertically across the trench MOSFET 40 and BSL 1 .
  • the PBSW 48 has a proximal upper body region 48 a which may be leveled to the same depth as the active upper body region 44 b.
  • Additional active upper source region 42 a, active upper body region 44 a and a conductive trench gate region 46 a of the BSL 1 simply constitute parallel-connected MOSFET sub-cells of the trench MOSFET 40 .
  • Trench gate regions 46 a and 46 b further include gate oxide 43 at the top of the trench and thick bottom oxide portions 47 at the lower parts of the trench.
  • the trench MOSFET 40 has an active region metal 41 contacting the various aforementioned upper source regions and active upper body regions.
  • the PBSW 48 also separates the TSMEC 10 from the trench MOSFET 40 , though it could also include an active trench MOSFET.
  • the TSMEC 10 has an oxide-filled large deep trench (OFLDT) 12 bounded by the PBSW 48 and a distal bulk semiconductor wall (DBSW) 25 .
  • the DBSW 25 has a distal upper body region 25 a leveled, referencing the bottom surface of BSL 1 , with the active upper body region 44 b.
  • the OFLDT 12 includes:
  • an embedded capacitive structures is formed with the EBCS made up of a set of interleaved conductive EPSRs 16 a, 17 a, 18 a, 19 a and oxide columns (OXC) 15 b, 16 b, 17 b, 18 b , 19 b of the OFLDT 12 .
  • a proximal EPSR 16 a located next to the PBSW 48 is electrically connected to the various active upper source regions via the active region metal 41 while a distal EPSR 19 a located next to the DBSW 25 is left electrically floating within the EBCS.
  • FIG. 1B illustrates another embodiment that is a slight variation of FIG. 1A .
  • the EPSR 19 a located next to the DBSW 25 is electrically connected to a termination region metal 27 to create a different spatial spreading pattern of DSV across the EPSRs 16 a, 17 a, 18 a, 19 a.
  • the termination region metal 27 can be connected to the electrical potential of a bottom drain to suppress an otherwise lateral parasitic transistor conduction between the distal upper body region 25 a and the various active upper body regions via the BSL 1 . Externally, the parasitic transistor conduction would manifest itself as an undesirable drain-source leakage current of the trench MOSFET 40 .
  • FIG. 2A , FIG. 2B and FIG. 2C illustrate a second embodiment of power semiconductor device structure having a trench MOSFET 40 and a TSMEC 10 .
  • FIG. 2A and FIG. 2C are sectional views in X-Z plan while FIG. 2B is a top view of X-Y plan.
  • BSF bulk semiconductor finger
  • EBCS embedded capacitive structures
  • the central portion of OXC 16 b embeds a bulk semiconductor finger (BSF) 16 c emanating from the BSL 1 and having a semiconductor finger upper body region (SFUB) 16 d.
  • the central portion of OXC 17 b embeds a bulk semiconductor finger (BSF) 17 c having a SFUB 17 d.
  • the central portion of OXC 18 b embeds a bulk semiconductor finger (BSF) 18 c having a SFUB 18 d.
  • one or more of the embedded polycrystalline semiconductor regions EPSRs 16 a, 17 a, 18 a, 19 a ) can be extended through the large deep oxide trench 14 along a third dimension perpendicular to both TCS and TCD.
  • the TSMEC 10 includes a top electrical interconnecting network 20 located atop the OFLDT 12 and in contact with the various extended EPSRs and the extended BSFs for effecting a pre-determined desirable electrical interconnection between the extended EPSRs, the extended BSFs and other parts of the TSMEC 10 in order to spread the electric field in the termination region.
  • a specific example of the top electrical interconnecting network 20 is as follows:
  • FIG. 3 illustrates an electrical potential distribution 200 across (along the X-axis) the power semiconductor device structure of FIG. 1A .
  • the EBCS horizontally spatially spread a DSV of about 110 Volts across it with the electrical potential staying constant across each of the conductive EPSRs ( 16 a, 17 a, 18 a, 19 a ).
  • FIG. 4 illustrates an electrical potential distribution 202 across (along the X-axis) the power semiconductor device structure of FIG. 2A , FIG. 2B and FIG. 2C . While the EBCS also spatially spread a DSV of about 110 Volts across it, the top electrical interconnecting network 20 causing the electrical potential to be the same for each of the following pairs of regions:
  • FIG. 5A through FIG. 5F illustrate fabrication steps for the power semiconductor device structure of FIG. 1A .
  • a BSL 1 of thickness BSLT >TCD has been mapped into:
  • FIG. 5A through FIG. 5F are not to scale as, for example, the BSLT is usually substantially thicker than the TCD.
  • the LTTA 2 b is partitioned into interspersed, complementary interim areas ITA-A and ITA-B each of pre-determined geometry.
  • the top surface of BSL 1 is then anisotropically etched to a depth TCD through a windowed mask to create the following:
  • FIG. 5B illustrates the completed conversion of:
  • the conversion can be carried out through thermal oxidation resulting in, for example, a silicon dioxide layer thickness from ⁇ 2500 Angstrom to ⁇ 5000 Angstrom. Notice that due to substantial difference of molecular volumetric density between the semiconductor material and its oxide, the size of the converted oxides 70 b, 71 b, 72 b has “grown” to be substantially bigger than their predecessor semiconductor mesas. Notice also that at the bottom of the converted oxides 70 b, 71 b , 72 b there may be residual notches 95 where the oxides at the bottom of the trenches meet.
  • the same oxide conversion process has also converted the surface portion of the semiconductor mesas between the active device trenches 50 b, 51 b into converted oxides 75 b and 76 b separated by residual spaces 80 b, 81 b.
  • FIG. 5C illustrates the completion of filling up the residual spaces ( 90 b, 91 b, 92 b, 93 b ) and ( 80 b, 81 b ) by depositing polycrystalline silicon fill 150 b, a conductive material, up to a polysilicon fill surface 151 b.
  • the polysilicon fill 150 b can be deposited up to a higher surface then etched down to the polysilicon fill surface 151 b.
  • FIG. 5D and FIG. 5E illustrate steps for shaping the deposited polysilicon fill 150 b into multiple embedded conductive regions (MECRs) between the converted oxides 75 b, 76 b, 70 b, 71 b , 72 b.
  • the deposited polysilicon fill 150 b is preferentially etched back till an etched back polysilicon surface 152 b below the top of the converted oxides 70 b - 72 b and 75 b - 76 b.
  • a mask 33 e.g. using silicon nitride, is then applied over the termination region, and the polysilicon fill 150 b is etched back to surface 152 c in the active area trenches.
  • An oxide etch then removes oxide from the exposed sidewalls.
  • a gate oxide 43 is grown on the exposed sidewalls, followed by a polysilicon fill to form active gate trenches 46 a and 46 b.
  • the mask 33 is removed and an oxide layer 153 b is formed atop thus embedding the polysilicon fills 16 a through 19 a.
  • Body and source implantations followed by dopant drive-in are carried out to form the various active upper body regions 44 a, 44 b, proximal upper body region 48 a, distal upper body region 25 a and active upper source regions 42 a, 42 b.
  • an extra body mask is conventionally needed to block body implant from the EDGE TERMINATION region.
  • TSMEC 10 of the present invention this extra body mask can be eliminated for the trench MOSFET 40 since the distal capacitor (located next to DBSW 25 ) has a high electrical potential close to the drain due to the electric field spreading across the EBCS, hence is capable of suppressing an otherwise lateral parasitic transistor conduction between the distal upper body region 25 a and the various active upper body regions via BSL 1 .
  • the process of making the present invention TSMEC 10 can advantageously skip this extra mask.
  • FIG. 5F illustrates the completed power semiconductor device structure of FIG. 1A following contact fabrication and active region metal 41 deposition. Notice the newly deposited thick oxide on the top and its patterning to allow the active region metal 41 go through and contact the active upper body regions 44 a, 44 b, the proximal upper body region 48 a and the active upper source regions 42 a , 42 b. Notice also that the shaped MECR between the converted oxides 75 b and 76 b has turned into the conductive trench gate region 46 a of the trench MOSFET 40 .
  • the widths of interim areas ITA-A and ITA-B can be adjusted so as to keep an internal portion of the bulk semiconductor materials corresponding to ITA-A unconverted.
  • numerous BSFs 16 c, 17 c, 18 c are formed with each BSF located between converted OXCs.
  • the BSF 16 c is located between the OXC 16 b, etc.
  • FIG. 6A through FIG. 6K illustrate fabrication steps for a power semiconductor device structure similar to that shown in FIG. 1A except that, as shown in FIG. 6K , the trench MOSFET is now a shielded gate trench MOSFET (SGT MOSFET) 166 .
  • the SGT MOSFET 166 has an upper polysilicon gate region 165 and a lower shield region 160 with the lower shield region 160 biased to the source voltage.
  • the lower shield region 160 shields the upper polysilicon gate region 165 from the drain potential thus reducing gate-drain capacitance Cgd and improving breakdown voltage.
  • FIG. 6E a windowed lower gate mask 110 b is formed on top of the structure-in-progress then patterned to reveal the etched back polysilicon surface 152 b inside the leftmost trench that is then selectively etched down to form the lower shield region 160 with a lower shield surface 160 a. Afterwards, the windowed lower gate mask 110 b is stripped off.
  • oxide deposits 162 are formed atop thus embedding the lower shield region 160 and the polysilicon fills 150 b. With a chemical mechanical polishing (CMP) process, the oxide deposits 162 are thinned down to 1000 Angstrom 3000 Angstrom above silicon surface, or directly thinned down to the silicon surface.
  • CMP chemical mechanical polishing
  • a windowed upper gate mask 162 b is formed on top of the structure-in-progress then patterned to reveal the surface portion of the oxide deposit 162 that lies directly above the leftmost trench.
  • the corresponding portion of the oxide deposit 162 is then etched down to form an oxide deposit 162 with an etched oxide surface 163 . Notice that the thus formed oxide deposit 162 inside the leftmost trench would later become an inter-gate insulation between the lower shield region 160 and the upper polysilicon gate region 165 .
  • the windowed upper gate mask 162 b is then stripped off.
  • FIG. 6H and FIG. 61 illustrate the fabrication of the upper polysilicon gate region 165 .
  • gate oxide 164 is formed all over the top of the structure-in-progress, including those of special importance formed on the inner side surfaces of the leftmost trench.
  • the gate oxide 164 can be thermally grown.
  • the upper polysilicon gate region 165 is formed with polysilicon deposition and etched back.
  • oxide deposit 153 b are formed atop thus embedding the upper polysilicon gate region 165 and the polysilicon fill 150 b.
  • Body and source implantations followed by dopant drive-in are carried out to form the various active upper body regions 44 a, 44 b, proximal upper body region 48 a, distal upper body region 25 a and active upper source regions 42 a, 42 b.
  • FIG. 6K illustrates the completed power semiconductor device structure with an SGT MOSFET 166 and a TSMEC 10 following contact fabrication and active region metal 41 deposition. Notice the newly deposited thick oxide on the top and its patterning to allow the active region metal 41 go through and contact the active upper body regions 44 a, 44 b, the proximal upper body region 48 a and the active upper source regions 42 a, 42 b.
  • FIG. 7A through 7D illustrate steps for forming a semiconductor device such as that shown in FIGS. 2A through 2C .
  • trenches are etched into a BSL 1 ; the trenches are active trenches 201 for the MOSFET active cell and termination trenches 202 for forming a TSMEC having a number of 3-way interleaved embedded capacitive structures (EBCS).
  • the termination trenches 202 are spaced apart such that after an oxidizing step to form an oxide layer 203 on all exposed semiconductor surfaces, including the trench sidewalls, there remain semiconductor mesas 204 between termination trenches 202 , as shown in FIG. 7B .
  • FIG. 7A trenches are etched into a BSL 1 ; the trenches are active trenches 201 for the MOSFET active cell and termination trenches 202 for forming a TSMEC having a number of 3-way interleaved embedded capacitive structures (EBCS).
  • the termination trenches 202 are space
  • a polysilicon layer 265 is deposited, filling active and termination trenches 201 and 202 .
  • the final structure of FIG. 2A can be formed, as shown in FIG. 7D , in which the remaining semiconductor mesas 204 have been turned into the bulk semiconductor finger (BSF) 16 c, 17 c, and 18 c.
  • BSF bulk semiconductor finger
  • a termination structure with multiple embedded potential spreading capacitive structures (TSMEC) and its fabrication method have been invented for terminating an adjacent trench MOSFET.
  • TSMEC embedded potential spreading capacitive structures
  • numerous exemplary embodiments were given with reference to specific configurations. It will be appreciated by those of ordinary skill in the art that the present invention can be embodied in numerous other specific forms and those of ordinary skill in the art would be able to practice such other embodiments without undue experimentation.
  • the scope of the present invention, for the purpose of the present patent document is hence not limited merely to the specific exemplary embodiments of the foregoing description, but rather is indicated by the following claims. Any and all modifications that come within the meaning and range of equivalents within the claims are intended to be considered as being embraced within the spirit and scope of the present invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

A termination structure with multiple embedded potential spreading capacitive structures (TSMEC) and method are disclosed for terminating an adjacent trench MOSFET atop a bulk semiconductor layer (BSL) with bottom drain electrode. The BSL has a proximal bulk semiconductor wall (PBSW) supporting drain-source voltage (DSV) and separating TSMEC from trench MOSFET. The TSMEC has oxide-filled large deep trench (OFLDT) bounded by PBSW and a distal bulk semiconductor wall (DBSW). The OFLDT includes a large deep oxide trench into the BSL and embedded capacitive structures (EBCS) located inside the large deep oxide trench and between PBSW and DBSW for spatially spreading the DSV across them. In one embodiment, the EBCS contains interleaved conductive embedded polycrystalline semiconductor regions (EPSR) and oxide columns (OXC) of the OFLDT, a proximal EPSR next to PBSW is connected to an active upper source region and a distal EPSR next to DBSW is connected to the DBSW.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • This application is a divisional application of a pending U.S. patent application entitled “Termination Structure with Multiple Embedded Potential Spreading Capacitive Structures for Trench MOSFET and Method” application Ser. No. 12/704,528 filing date: Feb. 12, 2010, inventor Xiaobin Wang et al (attorney docket# APOM033). The above contents are incorporated herein by reference for any and all purposes.
    • FIELD OF INVENTION
  • This invention relates generally to the field of power semiconductor device structure. More specifically, the present invention is directed to termination structures for trench MOSFET and their fabrication method.
    • BACKGROUND OF THE INVENTION
  • Power semiconductor devices have many industrial applications, such as power amplifiers, power convertors, low noise amplifiers and digital Integrated Circuits (IC) to name a few. Some examples of power semiconductor devices are Schottky diode, Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET), Insulated Gate Bipolar Transistor (IGBT) and double diffused Metal-Oxide-Semiconductor Transistor (DMOS). The termination structure of power semiconductor devices often requires a high quality semiconductor oxide layer such as silicon oxide. For medium to high voltage devices, a high quality semiconductor oxide layer that is both deep and wide (for example, of the order of ten microns) is often required to insure a high breakdown voltage (BV) and low leakage current Ilk. While semiconductor oxide layers of thickness around 1 micron can be thermally formed or deposited, it can take more than two hours process time just to form a 0.5 micron thick thermal oxide. Besides being of lower quality, a deposited oxide thickness of a few microns is already considered quite thick in that its dielectric property non-uniformity can be a problem. Manufacturing issues with forming a deep and wide oxide filled trench include processing time, non-uniformity, and high stress levels.
  • Fig. A illustrates U.S. Pat. No. 5,998,833 entitled: “Power Semiconductor Devices having Improved High Frequency Switching and Breakdown Characteristics” by Baliga, granted on Dec. 7, 1999. The disclosed integrated power semiconductor device 300′ includes adjacent DEVICE CELLS region and EDGE TERMINATION region and the integrated power semiconductor device 300′ was stated to have improved high frequency switching performance, improved edge termination characteristics and reduced on-state resistance and include MOSFET unit cells with upper trench-based gate electrodes (e.g., 126) and lower trench-based source electrodes (not shown). The use of the trench-based source electrode instead of a larger gate electrode reduces the gate-to-drain capacitance (C.sub.GD) of the MOSFET and improves switching speed by reducing the amount of gate charging and discharging current that is needed during high frequency operation. It is pointed out that, due to the substantial structural difference between the DEVICE CELLS region and the EDGE TERMINATION region, an extra body mask is needed to block body implant (e.g., the implant forming P body region 116) from the EDGE TERMINATION region.
  • Fig. B1 and Fig. B2 are respectively FIG. 2D and FIG. 2E excerpted from U.S. application Ser. No. 12/637,988 illustrating a procedural portion of simultaneously creating a semiconductor device structure with an oxide-filled large deep trench termination portion and another portion of deep active device trenches. Due to the substantial structural difference between the active device trench top area (ADTTA) 3 b and the large trench top area (LTTA) 2 b, an extra windowed mask 110 b is needed to block processing steps for the ADTTA 3 b from affecting the LTTA 2 b. Therefore, there exists a continued desire to create a highly functional power semiconductor device with an integrated termination structure that is structurally flexible and also simple to manufacture.
    • SUMMARY OF THE INVENTION
  • A termination structure with multiple embedded potential spreading capacitive structures (TSMEC) is disclosed for terminating an active area semiconductor device located along the top surface of a bulk semiconductor layer (BSL). The BSL has a proximal bulk semiconductor wall (PBSW) separating the TSMEC from the active area semiconductor device, the TSMEC comprises an oxide-filled large deep trench (OFLDT) being bounded by the PBSW and a distal bulk semiconductor wall (DBSW) wherein the OFLDT further comprises:
      • a large deep oxide trench of trench size TCS and trench depth TCD into the BSL; and
      • a plurality of embedded capacitive structures (EBCS) located inside the large deep oxide trench and sequentially placed between the PBSW and the DBSW for spatially spreading a device voltage there across.
  • The active area semiconductor device may be a trench MOSFET having a drain-source voltage (DSV) between a first electrode (e.g. source) on top and a second electrode (e.g. drain) on the bottom, wherein the TSMEC supports DSV horizontally.
  • In a more specific embodiment, a termination structure with multiple embedded potential spreading capacitive structures (TSMEC) is disclosed for terminating an adjacent trench MOSFET located along top surface of a bulk semiconductor layer (BSL) supporting a drain-source voltage (DSV) across the trench MOSFET atop a bottom drain electrode. The BSL has an active upper source region, an active upper body region, a conductive trench gate region and a proximal bulk semiconductor wall (PBSW) separating the TSMEC from the trench MOSFET. The TSMEC has an oxide-filled large deep trench (OFLDT) bounded by the PBSW and a distal bulk semiconductor wall (DBSW) having a distal upper body region leveled with the active upper body region. The OFLDT includes:
      • A large deep oxide trench of trench size TCS and trench depth TCD into the BSL. Numerous embedded capacitive structures (EBCS) located inside the large deep oxide trench and sequentially placed between the PBSW and the DBSW for spatially spreading a potential drop equal to DSV across them.
  • In a more specific embodiment, the EBCS are made up of a set of interleaved conductive embedded polycrystalline semiconductor regions (EPSR) and oxide columns (OXC) of the OFLDT, a proximal EPSR located next to the PBSW is electrically connected to a top electrode (e.g. connecting to the active upper source region) and a distal EPSR located next to the DBSW is electrically connected to the DBSW.
  • In a more specific embodiment, the central portion of each OXC further embeds a bulk semiconductor finger (BSF) emanating from the BSL beneath the OFLDT so as to form a number of 3-way interleaved EBCS with the BSL material, the OXC material and the EPSR material.
  • As an important embodiment:
      • At least one of the EPSR is extended through the large deep oxide trench along a third dimension perpendicular to both TCS and TCD.
      • At least one of the BSF is extended along the third dimension through the large deep oxide trench. Correspondingly, the TSMEC includes a top electrical interconnecting network located atop the OFLDT and in contact with the extended EPSR and the extended BSF for effecting a pre-determined desirable electrical interconnection between the extended EPSR, the extended BSF and other parts of the TSMEC.
  • An important example of the top electrical interconnecting network is as follows:
      • The closest EPSR neighbor of the PBSW is electrically connected to a top electrode (e.g. connecting to the active upper source region).
      • The second closest EPSR neighbor of the PBSW is electrically connected to the PBSW.
      • Each of the following EPSR neighbors is electrically connected to its second closest proximal BSF neighbor.
        The benefit associated with the above scheme is accelerated charging and discharging of the capacitors associated with the EBCS for high frequency trench MOSFET operation.
  • A method is disclosed for making a semiconductor device with a termination structure. The termination structure is an oxide-filled large deep trench (OFLDT) of trench size TCS and trench depth TCD with multiple embedded conductive regions (MECR) inside. The method includes:
      • Providing a bulk semiconductor layer (BSL) of thickness BSLT>TCD. Mapping out a large trench top area (LTTA) atop the BSL with its geometry approximately equal to that of OFLDT.
      • Partitioning the LTTA into interspersed, complementary interim areas ITA-A and ITA-B each of pre-determined geometry.
      • Creating, into the top BSL surface, numerous interim vertical trenches by removing bulk semiconductor materials corresponding to ITA-B till the depth TCD.
      • Converting the bulk semiconductor materials corresponding to ITA-A into oxide columns and leaving numerous residual trench spaces in between.
      • Filling the residual trench spaces with a conductive trench material and shaping it into the MECR between the converted oxide columns.
  • In a more specific embodiment, the conductive trench material is made of polycrystalline semiconductor and shaping the polycrystalline semiconductor material into the MECR involves depositing an insulating material atop till it, together with the oxide columns, embeds the polycrystalline semiconductor material.
  • In a more specific embodiment, converting the bulk semiconductor materials is via thermal oxidation and filling the residual trench spaces is via conductive material deposition.
  • As a process variation, converting the bulk semiconductor materials corresponding to ITA-A into oxide columns further includes leaving a portion of the bulk semiconductor materials corresponding to ITA-A unconverted so as to form bulk semiconductor fingers (BSF) between the converted oxide columns.
  • As an application example, the semiconductor device is a trench MOSFET adjacent the termination structure. Correspondingly:
      • Creating numerous interim vertical trenches further includes simultaneously creating numerous active trenches till the trench depth TCD in an active area atop the BSL and adjacent the LTTA.
      • Converting the bulk semiconductor materials further includes simultaneously converting the exposed bulk semiconductor materials in the active trenches into oxide while leaving a residual trench space within each of the active trenches.
      • Filling the residual trench spaces further includes simultaneously filling the residual trench spaces within the active trenches with a polycrystalline semiconductor material and shaping it into active polycrystalline gate regions of the trench MOSFET.
  • Afterwards, source regions and body regions are implanted into the upper portion of the BSL between the active polycrystalline gate regions.
  • As a more specific application example, the trench MOSFET is a shielded gate trench MOSFET (SGT MOSFET) having an upper control gate and a lower shielding gate with the lower shielding gate biased to the source voltage. Correspondingly, shaping the polycrystalline semiconductor material includes:
      • Selectively etching down the polycrystalline semiconductor material within the active trench till a residual height defining the lower shielding gate.
      • Filling on top of the lower shielding gate till complete coverage with an inter-gate insulator material.
      • Fabricating an upper control gate atop the lower shielding gate but separated from it by the inter-gate insulator material.
        These aspects of the present invention and their numerous embodiments are further made apparent, in the remainder of the present description, to those of ordinary skill in the art.
    BRIEF DESCRIPTION OF THE DRAWINGS
  • In order to more fully describe numerous embodiments of the present invention, reference is made to the accompanying drawings. However, these drawings are not to be considered limitations in the scope of the invention, but are merely illustrative:
  • Fig. A illustrates a prior art integrated power semiconductor device from U.S. Pat. No. 5,998,833 that includes adjacent DEVICE CELLS region and EDGE TERMINATION region;
  • Fig. B1 and Fig. B2 are excerpts from U.S. application Ser. No. 12/637,988 illustrating a procedural portion of creating a semiconductor device structure with an oxide-filled large deep trench termination portion and another portion of deep active device trenches;
  • Fig. C1 and Fig. C2 illustrate top views of a procedural portion of creating a semiconductor device structure with an oxide-filled large deep trench, based on U.S. application Ser. No. 12/637,988;
  • Fig. D1 and Fig. D2 illustrate top views of an alternative layout pattern for the procedural portion shown in Fig. C1 and Fig. C2;
  • FIG. 1A illustrates a first embodiment, under the present invention, of power semiconductor device structure having a trench MOSFET and a termination structure with multiple embedded potential spreading capacitive structures TSMEC;
  • FIG. 1B illustrates a slight variation of FIG. 1A in the area of biasing the TSMEC;
  • FIG. 2A, FIG. 2B and FIG. 2C illustrate a second embodiment, under the present invention, of power semiconductor device structure having a trench MOSFET and a TSMEC;
  • FIG. 3 illustrates an electrical potential distribution across the power semiconductor device structure of FIG. 1A;
  • FIG. 4 illustrates an electrical potential distribution across the power semiconductor device structure of FIG. 2A, FIG. 2B and FIG. 2C;
  • FIG. 5A through FIG. 5F illustrate fabrication steps for the power semiconductor device structure of FIG. 1A;
  • FIG. 6A through FIG. 6K illustrate fabrication steps for a power semiconductor device structure similar to that shown in FIG. 1A except that the trench MOSFET is a shielded gate trench MOSFET (SGT MOSFET); and
  • FIG. 7A through FIG. 7D illustrate fabrication steps for a power semiconductor device structure similar to that shown in FIGS. 2A through 2C.
    •  DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS
  • The description above and below plus the drawings contained herein merely focus on one or more currently preferred embodiments of the present invention and also describe some exemplary optional features and/or alternative embodiments. The description and drawings are presented for the purpose of illustration and, as such, are not limitations of the present invention. Thus, those of ordinary skill in the art would readily recognize variations, modifications, and alternatives. Such variations, modifications and alternatives should be understood to be also within the scope of the present invention.
  • In the top view of Fig. C1, as disclosed in U.S. application Ser. No. 12/637,988, within a large trench top area (LTTA) 11 a, an initial trench 12 a is etched in the bulk semiconductor layer 1. Numerous semiconductor mesas 13 a are left unetched within the large trench top area (LTTA) 11 a. In Fig. C2, the exposed sidewalls within large trench top area (LTTA) 11 a are oxidized, such that the semiconductor mesas 13 a are substantially completely oxidized to form high quality oxide mesas 13 b. The remaining gaps within the trench 12 b may then be easily filled with an oxide deposition step (not shown) to form a large oxide trench. To those skilled in the art, it should become clear by now that different patterns for the initial trenches 11 a may be used for this purpose. For example, in Fig. D1, a closed cell pattern of initial trenches 12 c is formed in the bulk semiconductor layer 1 within the large trench top area (LTTA) 11 c. A network of semiconductor mesas 13 c is left unetched around the initial trenches 12 c. In Fig. D2, all the exposed semiconductor within the large trench top area (LTTA) 11 c are oxidized, such that the network of semiconductor mesas 13 c are substantially completely oxidized to form a network of high quality oxide mesas 13 d. As before, the remaining gaps in trenches 12 d can then be easily filled with deposited oxide or another suitable material (not shown) to form a large oxide trench.
  • FIG. 1A illustrates a first embodiment of power semiconductor device structure having an active area with trench MOSFET 40 and an adjacent termination area with termination structure with multiple embedded potential spreading capacitive structures (TSMEC) 10. Both the TSMEC 10 and the trench MOSFET 40 are located on the top side of a bulk semiconductor layer (BSL) 1 atop a bottom drain electrode (not shown here to avoid unnecessary obscuring details).
  • On the trench MOSFET 40 side, the BSL 1 has an active upper source region 42 b, an active upper body region 44 b, a conductive trench gate region 46 b and a proximal bulk semiconductor wall (PBSW) 48 supporting a drain-source voltage (DSV) vertically across the trench MOSFET 40 and BSL 1. The PBSW 48 has a proximal upper body region 48 a which may be leveled to the same depth as the active upper body region 44 b. Additional active upper source region 42 a, active upper body region 44 a and a conductive trench gate region 46 a of the BSL 1 simply constitute parallel-connected MOSFET sub-cells of the trench MOSFET 40. Trench gate regions 46 a and 46 b further include gate oxide 43 at the top of the trench and thick bottom oxide portions 47 at the lower parts of the trench. Regarding top metallization, the trench MOSFET 40 has an active region metal 41 contacting the various aforementioned upper source regions and active upper body regions. The PBSW 48 also separates the TSMEC 10 from the trench MOSFET 40, though it could also include an active trench MOSFET.
  • The TSMEC 10 has an oxide-filled large deep trench (OFLDT) 12 bounded by the PBSW 48 and a distal bulk semiconductor wall (DBSW) 25. The DBSW 25 has a distal upper body region 25 a leveled, referencing the bottom surface of BSL 1, with the active upper body region 44 b. The OFLDT 12 includes:
      • A large deep oxide trench 14 of trench size TCS and trench depth TCD into the BSL 1. Numerous conductive embedded polycrystalline semiconductor regions (EPSR) 16 a, 17 a, 18 a, 19 a located inside the large deep oxide trench 14 and sequentially placed between the PBSW 48 and the DBSW 25 for horizontally spatially spreading an electrical potential drop equal to DSV across them.
  • Thus, an embedded capacitive structures (EBCS) is formed with the EBCS made up of a set of interleaved conductive EPSRs 16 a, 17 a, 18 a, 19 a and oxide columns (OXC) 15 b, 16 b, 17 b, 18 b, 19 b of the OFLDT 12. Here, a proximal EPSR 16 a located next to the PBSW 48 is electrically connected to the various active upper source regions via the active region metal 41 while a distal EPSR 19 a located next to the DBSW 25 is left electrically floating within the EBCS.
  • FIG. 1B illustrates another embodiment that is a slight variation of FIG. 1A. Here, the EPSR 19 a located next to the DBSW 25 is electrically connected to a termination region metal 27 to create a different spatial spreading pattern of DSV across the EPSRs 16 a, 17 a, 18 a, 19 a. As an example, the termination region metal 27 can be connected to the electrical potential of a bottom drain to suppress an otherwise lateral parasitic transistor conduction between the distal upper body region 25 a and the various active upper body regions via the BSL 1. Externally, the parasitic transistor conduction would manifest itself as an undesirable drain-source leakage current of the trench MOSFET 40.
  • FIG. 2A, FIG. 2B and FIG. 2C illustrate a second embodiment of power semiconductor device structure having a trench MOSFET 40 and a TSMEC 10. Notice that FIG. 2A and FIG. 2C are sectional views in X-Z plan while FIG. 2B is a top view of X-Y plan. Inside the OFLDT 12, the central portion of each OXC embeds a bulk semiconductor finger (BSF) emanating from the BSL 1 beneath the OFLDT 12 so as to form a number of 3-way interleaved embedded capacitive structures (EBCS) with the BSL material, the OXC material and the EPSR material. For example, the central portion of OXC 16 b embeds a bulk semiconductor finger (BSF) 16 c emanating from the BSL 1 and having a semiconductor finger upper body region (SFUB) 16 d. For another example, the central portion of OXC 17 b embeds a bulk semiconductor finger (BSF) 17 c having a SFUB 17 d. As a third example, the central portion of OXC 18 b embeds a bulk semiconductor finger (BSF) 18 c having a SFUB 18 d. Furthermore, one or more of the embedded polycrystalline semiconductor regions EPSRs (16 a, 17 a, 18 a, 19 a) can be extended through the large deep oxide trench 14 along a third dimension perpendicular to both TCS and TCD. Likewise, one or more of the BSFs (16 c, 17 c, 18 c) can be extended along the third dimension through the large deep oxide trench 14. Correspondingly, the TSMEC 10 includes a top electrical interconnecting network 20 located atop the OFLDT 12 and in contact with the various extended EPSRs and the extended BSFs for effecting a pre-determined desirable electrical interconnection between the extended EPSRs, the extended BSFs and other parts of the TSMEC 10 in order to spread the electric field in the termination region. A specific example of the top electrical interconnecting network 20 is as follows:
      • EPSR 16 a is electrically connected to the various active upper source regions through contact via 21 a, a top metal trace 20 a and the active region metal 41.
      • EPSR 17 a is electrically connected to the PBSW 48 through contact vias 21 b and a top metal trace 20 b.
      • EPSR 18 a is electrically connected to the BSF 16 c through contact vias 21 c and a top metal trace 20 c.
      • EPSR 19 a is electrically connected to the BSF 17 c through contact vias 21 d and a top metal trace 20 d.
        A benefit associated with the above scheme is accelerated charging and discharging of the capacitors associated with the EBCS for high frequency trench MOSFET operation. To those skilled in the art, by now it should become clear that numerous other specific interconnecting topologies of the top electrical interconnecting network 20 exist for spatially spreading the DSV across the EBCS each with its own benefits.
  • FIG. 3 illustrates an electrical potential distribution 200 across (along the X-axis) the power semiconductor device structure of FIG. 1A. As illustrated, the EBCS horizontally spatially spread a DSV of about 110 Volts across it with the electrical potential staying constant across each of the conductive EPSRs (16 a, 17 a, 18 a, 19 a).
  • FIG. 4 illustrates an electrical potential distribution 202 across (along the X-axis) the power semiconductor device structure of FIG. 2A, FIG. 2B and FIG. 2C. While the EBCS also spatially spread a DSV of about 110 Volts across it, the top electrical interconnecting network 20 causing the electrical potential to be the same for each of the following pairs of regions:
      • (EPSR 16 a, active region metal 41)
      • (EPSR 17 a, proximal upper body region 48 a)
      • (EPSR 18 a, SFUB 16 d)
      • (EPSR 19 a, SFUB 17 d)
  • FIG. 5A through FIG. 5F illustrate fabrication steps for the power semiconductor device structure of FIG. 1A. In FIG. 5A, a BSL 1 of thickness BSLT >TCD has been mapped into:
      • A large trench top area (LTTA) 2 b atop the BSL 1 with its geometry approximately equal to that of OFLDT 12.
      • An active device trench top area ADTTA 3 b atop the BSL 1 with its geometry approximately equal to that of the trench MOSFET 40.
  • It is remarked that FIG. 5A through FIG. 5F are not to scale as, for example, the BSLT is usually substantially thicker than the TCD. The LTTA 2 b is partitioned into interspersed, complementary interim areas ITA-A and ITA-B each of pre-determined geometry. The top surface of BSL 1 is then anisotropically etched to a depth TCD through a windowed mask to create the following:
      • Interim vertical trenches 60 b, 61 b, 62 b, 63 b within the LTTA 2 b corresponding to ITA-B.
      • Active device trenches 50 b, 51 b within the ADTTA 3 b.
  • FIG. 5B illustrates the completed conversion of:
      • Bulk semiconductor materials of semiconductor mesas between the interim vertical trenches 60 b, 61 b, 62 b, 63 b (corresponding to ITA-A) into converted oxides 70 b, 71 b, 72 b separated by residual spaces 90 b, 91 b, 92 b, 93 b.
      • Trench walls of the active device trenches 50 b, 51 b into converted oxides 75 b, 76 b.
  • The conversion can be carried out through thermal oxidation resulting in, for example, a silicon dioxide layer thickness from ˜2500 Angstrom to ˜5000 Angstrom. Notice that due to substantial difference of molecular volumetric density between the semiconductor material and its oxide, the size of the converted oxides 70 b, 71 b, 72 b has “grown” to be substantially bigger than their predecessor semiconductor mesas. Notice also that at the bottom of the converted oxides 70 b, 71 b, 72 b there may be residual notches 95 where the oxides at the bottom of the trenches meet. Simultaneously, the same oxide conversion process has also converted the surface portion of the semiconductor mesas between the active device trenches 50 b, 51 b into converted oxides 75 b and 76 b separated by residual spaces 80 b, 81 b.
  • FIG. 5C illustrates the completion of filling up the residual spaces (90 b, 91 b, 92 b, 93 b) and (80 b, 81 b) by depositing polycrystalline silicon fill 150 b, a conductive material, up to a polysilicon fill surface 151 b. As a process variation although not graphically illustrated here, the polysilicon fill 150 b can be deposited up to a higher surface then etched down to the polysilicon fill surface 151 b.
  • FIG. 5D and FIG. 5E illustrate steps for shaping the deposited polysilicon fill 150 b into multiple embedded conductive regions (MECRs) between the converted oxides 75 b, 76 b, 70 b, 71 b, 72 b. In FIG. 5D the deposited polysilicon fill 150 b is preferentially etched back till an etched back polysilicon surface 152 b below the top of the converted oxides 70 b-72 b and 75 b-76 b. A mask 33, e.g. using silicon nitride, is then applied over the termination region, and the polysilicon fill 150 b is etched back to surface 152 c in the active area trenches. An oxide etch then removes oxide from the exposed sidewalls. In FIG. 5E, a gate oxide 43 is grown on the exposed sidewalls, followed by a polysilicon fill to form active gate trenches 46 a and 46 b. The mask 33 is removed and an oxide layer 153 b is formed atop thus embedding the polysilicon fills 16 a through 19 a. Body and source implantations followed by dopant drive-in are carried out to form the various active upper body regions 44 a, 44 b, proximal upper body region 48 a, distal upper body region 25 a and active upper source regions 42 a, 42 b. As mentioned before under U.S. Pat. No. 5,998,833, an extra body mask is conventionally needed to block body implant from the EDGE TERMINATION region. However, with the TSMEC 10 of the present invention this extra body mask can be eliminated for the trench MOSFET 40 since the distal capacitor (located next to DBSW 25) has a high electrical potential close to the drain due to the electric field spreading across the EBCS, hence is capable of suppressing an otherwise lateral parasitic transistor conduction between the distal upper body region 25 a and the various active upper body regions via BSL 1. Comparing with the termination structure of U.S. application Ser. No. 12/637,988 that needs an extra windowed mask 110 b to block processing steps for the ADTTA 3 b from affecting the LTTA 2 b, the process of making the present invention TSMEC 10 can advantageously skip this extra mask.
  • FIG. 5F illustrates the completed power semiconductor device structure of FIG. 1A following contact fabrication and active region metal 41 deposition. Notice the newly deposited thick oxide on the top and its patterning to allow the active region metal 41 go through and contact the active upper body regions 44 a, 44 b, the proximal upper body region 48 a and the active upper source regions 42 a, 42 b. Notice also that the shaped MECR between the converted oxides 75 b and 76 b has turned into the conductive trench gate region 46 a of the trench MOSFET 40.
  • Turning now back to the step of bulk semiconductor material conversion into converted oxides already illustrated in FIG. 5B. By now it should become clear to those skilled in the art that, to instead make the power semiconductor device structure of FIG. 2A, the widths of interim areas ITA-A and ITA-B can be adjusted so as to keep an internal portion of the bulk semiconductor materials corresponding to ITA-A unconverted. As a result, numerous BSFs 16 c, 17 c, 18 c are formed with each BSF located between converted OXCs. For example, the BSF 16 c is located between the OXC 16 b, etc. It is further pointed out that, the details of making the top electrical interconnecting network 20, being part of the process of contact fabrication and active region metal 41 deposition, is well known in the art hence not illustrated here.
  • FIG. 6A through FIG. 6K illustrate fabrication steps for a power semiconductor device structure similar to that shown in FIG. 1A except that, as shown in FIG. 6K, the trench MOSFET is now a shielded gate trench MOSFET (SGT MOSFET) 166. The SGT MOSFET 166 has an upper polysilicon gate region 165 and a lower shield region 160 with the lower shield region 160 biased to the source voltage. As is well known in the art, functionally the lower shield region 160 shields the upper polysilicon gate region 165 from the drain potential thus reducing gate-drain capacitance Cgd and improving breakdown voltage.
  • The fabrication steps corresponding to FIG. 6A through FIG. 6D remain the same as those steps corresponding to FIG. 5A through FIG. 5D before. In FIG. 6E a windowed lower gate mask 110 b is formed on top of the structure-in-progress then patterned to reveal the etched back polysilicon surface 152 b inside the leftmost trench that is then selectively etched down to form the lower shield region 160 with a lower shield surface 160 a. Afterwards, the windowed lower gate mask 110 b is stripped off. In FIG. 6F oxide deposits 162 are formed atop thus embedding the lower shield region 160 and the polysilicon fills 150 b. With a chemical mechanical polishing (CMP) process, the oxide deposits 162 are thinned down to 1000 Angstrom 3000 Angstrom above silicon surface, or directly thinned down to the silicon surface.
  • In FIG. 6G a windowed upper gate mask 162 b is formed on top of the structure-in-progress then patterned to reveal the surface portion of the oxide deposit 162 that lies directly above the leftmost trench. The corresponding portion of the oxide deposit 162 is then etched down to form an oxide deposit 162 with an etched oxide surface 163. Notice that the thus formed oxide deposit 162 inside the leftmost trench would later become an inter-gate insulation between the lower shield region 160 and the upper polysilicon gate region 165. The windowed upper gate mask 162 b is then stripped off.
  • FIG. 6H and FIG. 61 illustrate the fabrication of the upper polysilicon gate region 165. As shown in FIG. 6H, gate oxide 164 is formed all over the top of the structure-in-progress, including those of special importance formed on the inner side surfaces of the leftmost trench. The gate oxide 164 can be thermally grown. In FIG. 61, the upper polysilicon gate region 165 is formed with polysilicon deposition and etched back.
  • In FIG. 6J oxide deposit 153 b are formed atop thus embedding the upper polysilicon gate region 165 and the polysilicon fill 150 b. Body and source implantations followed by dopant drive-in are carried out to form the various active upper body regions 44 a, 44 b, proximal upper body region 48 a, distal upper body region 25 a and active upper source regions 42 a, 42 b.
  • FIG. 6K illustrates the completed power semiconductor device structure with an SGT MOSFET 166 and a TSMEC 10 following contact fabrication and active region metal 41 deposition. Notice the newly deposited thick oxide on the top and its patterning to allow the active region metal 41 go through and contact the active upper body regions 44 a, 44 b, the proximal upper body region 48 a and the active upper source regions 42 a, 42 b.
  • FIG. 7A through 7D illustrate steps for forming a semiconductor device such as that shown in FIGS. 2A through 2C. In FIG. 7A, trenches are etched into a BSL 1; the trenches are active trenches 201 for the MOSFET active cell and termination trenches 202 for forming a TSMEC having a number of 3-way interleaved embedded capacitive structures (EBCS). The termination trenches 202 are spaced apart such that after an oxidizing step to form an oxide layer 203 on all exposed semiconductor surfaces, including the trench sidewalls, there remain semiconductor mesas 204 between termination trenches 202, as shown in FIG. 7B. In FIG. 7C, a polysilicon layer 265 is deposited, filling active and termination trenches 201 and 202. Following additional processing steps such as those already detailed above, the final structure of FIG. 2A can be formed, as shown in FIG. 7D, in which the remaining semiconductor mesas 204 have been turned into the bulk semiconductor finger (BSF) 16 c, 17 c, and 18 c.
  • A termination structure with multiple embedded potential spreading capacitive structures (TSMEC) and its fabrication method have been invented for terminating an adjacent trench MOSFET. Throughout the description and drawings, numerous exemplary embodiments were given with reference to specific configurations. It will be appreciated by those of ordinary skill in the art that the present invention can be embodied in numerous other specific forms and those of ordinary skill in the art would be able to practice such other embodiments without undue experimentation. The scope of the present invention, for the purpose of the present patent document, is hence not limited merely to the specific exemplary embodiments of the foregoing description, but rather is indicated by the following claims. Any and all modifications that come within the meaning and range of equivalents within the claims are intended to be considered as being embraced within the spirit and scope of the present invention.

Claims (13)

We claim:
1. A termination structure with multiple embedded potential spreading capacitive structures (TSMEC) for terminating an active area semiconductor device being located along the top surface of a bulk semiconductor layer (BSL) having a proximal bulk semiconductor wall (PBSW) separating the TSMEC from the active area semiconductor device, the TSMEC comprises an oxide-filled large deep trench (OFLDT) being bounded by the PBSW and a distal bulk semiconductor wall (DBSW) wherein the OFLDT further comprises:
a large deep oxide trench of trench size TCS and trench depth TCD into the BSL; and
a plurality of embedded capacitive structures (EBCS) located inside the large deep oxide trench and sequentially placed between the PBSW and the DBSW for spatially spreading a device voltage there across; wherein a proximal EPSR located next to the PBSW is electrically connected to a top electrode and a distal EPSR located next to the DBSW is electrically connected to the DBSW.
2. A method of making a semiconductor device with a termination structure being an oxide-filled large deep trench (OFLDT) having trench size TCS and trench depth TCD with multiple embedded conductive regions (MECR) therein, the method comprises:
a) providing a bulk semiconductor layer (BSL), having a thickness BSLT>TCD, and mapping out a large trench top area (LTTA) atop the BSL with its geometry approximately equal to that of OFLDT;
b) partitioning the LTTA into interspersed, complementary interim areas ITA-A and ITA-B each of pre-determined geometry;
c) creating, into the top BSL surface, a plurality of interim vertical trenches by removing bulk semiconductor materials corresponding to ITA-B till the depth TCD;
d) converting the bulk semiconductor materials corresponding to ITA-A into oxide columns and leaving a plurality of residual trench spaces there between; and
e) filling the residual trench spaces with a conductive trench material and shaping it into the MECR between the converted oxide columns.
3. The method of claim 2 wherein said conductive trench material is made of polycrystalline semiconductor.
4. The method of claim 3 wherein shaping the polycrystalline semiconductor material into the MECR further comprises:
e1) depositing insulating material atop till it, together with the oxide columns, embeds the polycrystalline semiconductor material.
5. The method of claim 2 wherein partitioning the LTTA further comprises insuring that the geometry of all ITA-A and all ITA-B are partitioned simple and small enough whereby facilitating:
a fast, efficient conversion process of the bulk semiconductor materials in ITA-A into high quality oxide; and
a fast, efficient filling of the residual trench spaces with the polycrystalline semiconductor material.
6. The method of claim 2 wherein converting the bulk semiconductor materials is via thermal oxidation and filling the residual trench spaces is via conductive material deposition.
7. The method of claim 2 wherein the size of each ITA-A is from about 0.2 micron to about 5 micron and the size of each ITA-B is from about 0.2 micron to about 5 micron.
8. The method of claim 2 wherein TCS is from about 10 micron to about 100 micron and TCD is from about 10 micron to about 50 micron.
9. The method of claim 2 wherein converting the bulk semiconductor materials corresponding to ITA-A into oxide columns further comprises leaving a portion of the bulk semiconductor materials corresponding to ITA-A unconverted so as to form bulk semiconductor fingers (BSF) between the converted oxide columns.
10. The method of claim 2 wherein the semiconductor device further includes a trench MOSFET adjacent the termination structure and wherein creating the plurality of interim vertical trenches further comprising simultaneously creating, into the top BSL surface, numerous active trenches till the trench depth TCD in an active area atop the BSL and adjacent the LTTA.
11. The method of claim 10 wherein converting the bulk semiconductor materials further comprises simultaneously converting the exposed bulk semiconductor materials in the active trenches into oxide while leaving a residual trench space within each of the active trenches.
12. The method of claim 11 wherein filling the residual trench spaces further comprises:
simultaneously filling the residual trench spaces within the active trenches with a polycrystalline semiconductor material and shaping it into active polycrystalline gate regions of the trench MOSFET.
13. The method of claim 12 wherein the trench MOSFET is a shielded gate trench MOSFET (SGT MOSFET) having an upper control gate and a lower shielding gate, the lower shielding gate being biased to the source voltage, and wherein shaping the polycrystalline semiconductor material comprises:
e1) selectively etching down the polycrystalline semiconductor material within the active trench till a residual height defining the lower shielding gate;
e2) filling on top of the lower shielding gate till complete coverage with an inter-gate insulator material; and
e3) fabricating an upper control gate atop the lower shielding gate but separated therefrom by the inter-gate insulator material.
US13/712,980 2010-02-12 2012-12-13 Termination structure with multiple embedded potential spreading capacitive for trench MOSFET and method Active 2030-05-26 US9029236B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US13/712,980 US9029236B2 (en) 2010-02-12 2012-12-13 Termination structure with multiple embedded potential spreading capacitive for trench MOSFET and method
US14/684,570 US9960237B2 (en) 2010-02-12 2015-04-13 Termination structure with multiple embedded potential spreading capacitive structures for trench MOSFET

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/704,528 US8399925B2 (en) 2010-02-12 2010-02-12 Termination structure with multiple embedded potential spreading capacitive structures for trench MOSFET and method
US13/712,980 US9029236B2 (en) 2010-02-12 2012-12-13 Termination structure with multiple embedded potential spreading capacitive for trench MOSFET and method

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/704,528 Division US8399925B2 (en) 2010-02-12 2010-02-12 Termination structure with multiple embedded potential spreading capacitive structures for trench MOSFET and method

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/684,570 Division US9960237B2 (en) 2010-02-12 2015-04-13 Termination structure with multiple embedded potential spreading capacitive structures for trench MOSFET

Publications (2)

Publication Number Publication Date
US20140167212A1 true US20140167212A1 (en) 2014-06-19
US9029236B2 US9029236B2 (en) 2015-05-12

Family

ID=44369016

Family Applications (3)

Application Number Title Priority Date Filing Date
US12/704,528 Active 2030-10-24 US8399925B2 (en) 2010-02-12 2010-02-12 Termination structure with multiple embedded potential spreading capacitive structures for trench MOSFET and method
US13/712,980 Active 2030-05-26 US9029236B2 (en) 2010-02-12 2012-12-13 Termination structure with multiple embedded potential spreading capacitive for trench MOSFET and method
US14/684,570 Active US9960237B2 (en) 2010-02-12 2015-04-13 Termination structure with multiple embedded potential spreading capacitive structures for trench MOSFET

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US12/704,528 Active 2030-10-24 US8399925B2 (en) 2010-02-12 2010-02-12 Termination structure with multiple embedded potential spreading capacitive structures for trench MOSFET and method

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/684,570 Active US9960237B2 (en) 2010-02-12 2015-04-13 Termination structure with multiple embedded potential spreading capacitive structures for trench MOSFET

Country Status (3)

Country Link
US (3) US8399925B2 (en)
CN (1) CN102194878B (en)
TW (1) TWI455317B (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8399925B2 (en) * 2010-02-12 2013-03-19 Alpha & Omega Semiconductor, Inc. Termination structure with multiple embedded potential spreading capacitive structures for trench MOSFET and method
US20120091516A1 (en) * 2010-04-15 2012-04-19 Robert Kuo-Chang Yang Lateral Floating Coupled Capacitor Device Termination Structures
US8912621B1 (en) * 2011-07-11 2014-12-16 Diodes Incorporated Trench schottky devices
CN103050409A (en) * 2012-06-19 2013-04-17 上海华虹Nec电子有限公司 Manufacturing method for groove MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor) device
TWI529900B (en) * 2012-08-26 2016-04-11 萬國半導體股份有限公司 Flexible crss adjustment in a sgt mosfet to smooth waveforms and to avoid emi in dc-dc application
US8753935B1 (en) 2012-12-21 2014-06-17 Alpha And Omega Semiconductor Incorporated High frequency switching MOSFETs with low output capacitance using a depletable P-shield
US8809948B1 (en) 2012-12-21 2014-08-19 Alpha And Omega Semiconductor Incorporated Device structure and methods of making high density MOSFETs for load switch and DC-DC applications
US8951867B2 (en) 2012-12-21 2015-02-10 Alpha And Omega Semiconductor Incorporated High density trench-based power MOSFETs with self-aligned active contacts and method for making such devices
US9105494B2 (en) 2013-02-25 2015-08-11 Alpha and Omega Semiconductors, Incorporated Termination trench for power MOSFET applications
DE102013108518B4 (en) 2013-08-07 2016-11-24 Infineon Technologies Ag SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
US11081554B2 (en) * 2017-10-12 2021-08-03 Semiconductor Components Industries, Llc Insulated gate semiconductor device having trench termination structure and method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030045070A1 (en) * 2001-08-29 2003-03-06 Chul-Sung Kim Method and device for forming an STI type isolation in a semiconductor device
US20060118833A1 (en) * 2004-12-08 2006-06-08 Stmicroelectronics S.A. Vertical unipolar component periphery
US20110140228A1 (en) * 2009-12-15 2011-06-16 Xiaobin Wang Method of Filling Large Deep Trench with High Quality Oxide for Semiconductor Devices

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5998833A (en) * 1998-10-26 1999-12-07 North Carolina State University Power semiconductor devices having improved high frequency switching and breakdown characteristics
US7045857B2 (en) * 2004-03-26 2006-05-16 Siliconix Incorporated Termination for trench MIS device having implanted drain-drift region
US7800185B2 (en) * 2007-01-28 2010-09-21 Force-Mos Technology Corp. Closed trench MOSFET with floating trench rings as termination
US20090108343A1 (en) * 2007-10-31 2009-04-30 Gennadiy Nemtsev Semiconductor component and method of manufacture
US7989887B2 (en) * 2009-11-20 2011-08-02 Force Mos Technology Co., Ltd. Trench MOSFET with trenched floating gates as termination
US8399925B2 (en) * 2010-02-12 2013-03-19 Alpha & Omega Semiconductor, Inc. Termination structure with multiple embedded potential spreading capacitive structures for trench MOSFET and method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030045070A1 (en) * 2001-08-29 2003-03-06 Chul-Sung Kim Method and device for forming an STI type isolation in a semiconductor device
US20060118833A1 (en) * 2004-12-08 2006-06-08 Stmicroelectronics S.A. Vertical unipolar component periphery
US20110140228A1 (en) * 2009-12-15 2011-06-16 Xiaobin Wang Method of Filling Large Deep Trench with High Quality Oxide for Semiconductor Devices
US8247297B2 (en) * 2009-12-15 2012-08-21 Alpha & Omega Semiconductor Inc. Method of filling large deep trench with high quality oxide for semiconductor devices

Also Published As

Publication number Publication date
US20170053989A9 (en) 2017-02-23
TW201135939A (en) 2011-10-16
CN102194878A (en) 2011-09-21
US8399925B2 (en) 2013-03-19
US9960237B2 (en) 2018-05-01
US20110198605A1 (en) 2011-08-18
CN102194878B (en) 2014-03-05
TWI455317B (en) 2014-10-01
US20150214312A1 (en) 2015-07-30
US9029236B2 (en) 2015-05-12

Similar Documents

Publication Publication Date Title
US9960237B2 (en) Termination structure with multiple embedded potential spreading capacitive structures for trench MOSFET
EP2491592B1 (en) Split gate field effect transistor
US6683346B2 (en) Ultra dense trench-gated power-device with the reduced drain-source feedback capacitance and Miller charge
US7352036B2 (en) Semiconductor power device having a top-side drain using a sinker trench
US8319278B1 (en) Power device structures and methods using empty space zones
CN103098219B (en) The manufacture of superjunction groove power MOSFET element
KR101375035B1 (en) Power mosfet with recessed field plate
US10923588B2 (en) SGT MOSFET with adjustable CRSS and CISS
US8889512B2 (en) Method and device including transistor component having a field electrode
US20100308400A1 (en) Semiconductor Power Switches Having Trench Gates
US8692322B2 (en) Flexible Crss adjustment in a SGT MOSFET to smooth waveforms and to avoid EMI in DC-DC application
US8445958B2 (en) Power semiconductor device with trench bottom polysilicon and fabrication method thereof
US9570404B2 (en) Flexible Crss adjustment in a SGT MOSFET to smooth waveforms and to avoid EMI in DC-DC application
JP2011512677A (en) Semiconductor device structure and related processes
WO2005088725A2 (en) Trench-gate transistors and their manufacture
CN115084248A (en) Trench structure of shielded gate trench type MOSFET and forming method
CN112582463B (en) Power semiconductor device and method for manufacturing the same
CN212434630U (en) Power semiconductor device
CN214411205U (en) Planar power device
CN114725198A (en) Field effect transistor, semiconductor structure and forming method thereof
CN111755500A (en) Power semiconductor device and method for manufacturing the same
CN111739928A (en) Power semiconductor device and method for manufacturing the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: ALPHA AND OMEGA SEMICONDUCTOR INCORPORATED, CALIFO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, XIAOBIN;BHALLA, ANUP;YILMAZ, HAMZA;AND OTHERS;SIGNING DATES FROM 20121205 TO 20121212;REEL/FRAME:029458/0458

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8