US20140145687A1 - Multiphase power converter - Google Patents

Multiphase power converter Download PDF

Info

Publication number
US20140145687A1
US20140145687A1 US13/688,644 US201213688644A US2014145687A1 US 20140145687 A1 US20140145687 A1 US 20140145687A1 US 201213688644 A US201213688644 A US 201213688644A US 2014145687 A1 US2014145687 A1 US 2014145687A1
Authority
US
United States
Prior art keywords
cell
set point
current set
current
point associated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US13/688,644
Other versions
US8754619B1 (en
Inventor
Robert A. Mauss
James D. Kueneman
Jeff L. Vollin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Priority to US13/688,644 priority Critical patent/US8754619B1/en
Assigned to RAYTHEON COMPANY reassignment RAYTHEON COMPANY ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: VOLLIN, JEFF L., KUENEMAN, JAMES D., MAUSS, Robert A.
Priority to PCT/US2013/061269 priority patent/WO2014084953A1/en
Publication of US20140145687A1 publication Critical patent/US20140145687A1/en
Application granted granted Critical
Publication of US8754619B1 publication Critical patent/US8754619B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H02M3/1584—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load with a plurality of power processing stages connected in parallel

Definitions

  • the present invention relates to power converters, and more specifically, to multiphase power converters.
  • Radio frequency (RF) system performance requirements are placing tighter noise voltage requirements on the converters that supply power to the RF systems.
  • the noise voltage output from a converter ultimately is imposed on the phase noise of the RF system.
  • previous systems often used a single converter.
  • the passive components (inductors and capacitors) of the single converter were large in size and have large parasitic elements.
  • the active devices switch slower as they become larger in order to manage the large parasitics that contribute to the noise voltage.
  • the single converter system is less fault tolerant because the single converter offers a single point of failure.
  • Multiphase power converters offer a number of advantages over the use of a single converter.
  • the use of a plurality of converter cells that are modulated allows the use of smaller passive and active components in each cell as compared to the sizes of the active and passive components for a similarly rated single converter system.
  • low pass filters may be used to reduce output noise voltage from a multiphase power converter, the additional components used in a low pass filter reduce efficiency and consume valuable space.
  • dither techniques may increase effective pulse width modulated (PWM), dither techniques fail to address reduction in control resolution in multiphase applications.
  • Multiphase power converters include two or more interleaved converters or cells that are connected to output a summation of the cell outputs.
  • the cells operate at a common frequency (f) and the phases of the outputs of each of the cells are shifted by control logic.
  • the control logic controls the switching time of each cell to induce a difference in phase angle between the outputs of each cell of 360°/n.
  • the cell outputs are connected in parallel.
  • the output of the converter has an output ripple frequency of n ⁇ f.
  • FIG. 1 illustrates a prior art example of a multiphase power converter (converter) 100 .
  • the converter 100 includes n number of cells (e.g., 102 a, 102 b , 102 n ).
  • Each cell 102 includes a power stage portion 104 that receives a V in signal, a current sense portion 106 that senses the current output by the power stage portion 104 , an analog-to-digital converter (ADC) 108 that converts the sensed current signal to a digital output, and a current loop compensator 110 that provides a duty cycle signal to the power stage portion 104 .
  • the outputs of each of the cells 102 are connected in parallel and output a signal V out .
  • the V out signal is converted by another ADC 112 that outputs a digital signal that is biased by a voltage loop compensator portion 114 .
  • the voltage loop compensator portion 114 outputs an I set signal.
  • the current loop compensator portion 110 receives the I set signal and the signal from the ADC 108 to output the duty cycle signal to the power stage portion 104 .
  • a multiphase power converter device includes a first cell operative to receive a first voltage signal and output a second voltage signal, and a second cell operative to receive the first voltage signal and output a second voltage signal, wherein the output of the first cell is connected in parallel with the output of the second cell such that an output (Vout) of the multiphase power converter includes the output of the first cell and the output of the second cell, wherein, the first cell includes, a power stage portion operative to receive the first voltage signal and output the second voltage signal, and a control portion operative to sense a current output by the power stage portion, receive a current set point value, process the current set point value to calculate a current set point associated with the first cell, and control the power stage portion such that the power stage portion outputs a current substantially equal to the current set point associated with the first cell, and wherein the second cell includes a power stage portion operative to receive the first voltage signal and output the second voltage signal, and a control portion operative to receive a signal indicative of a current
  • a method for controlling a power converter that includes a first cell having an output connected at a first node in parallel with a second cell includes sensing a voltage signal at the first node, defining a current set point associated with the converter, processing the current set point associated with the converter to define a current set point associated with the first cell, sensing a current output by the first cell, controlling the first cell such that the first cell outputs a current substantially similar to the current set point associated with the first cell, processing the current set point associated with the converter to define a current set point associated with the second cell, sensing a current output by the second cell, and controlling the second cell such that the second cell outputs a current substantially similar to the current set point associated with the second cell.
  • FIG. 1 illustrates a prior art example of a multiphase power converter.
  • FIGS. 2A and 2B illustrate an exemplary embodiment of a multiphase converter system.
  • FIG. 3 illustrates an exemplary embodiment of the voltage loop compensator portion.
  • FIG. 4 illustrates an exemplary embodiment of the current loop compensator portion.
  • the prior art converter 100 illustrated in FIG. 1 provides advantages over the use of a single converter; however, as the number of cells n increases, the current set point becomes undesirably more coarse. The control portion often jumps between discrete set points to find steady state, which results in higher jitter on the pulse width modulator (PWM) and higher output noise.
  • PWM pulse width modulator
  • FIGS. 2A and 2B illustrate an exemplary embodiment of a multiphase converter system (converter) 200 that includes a modulator that provides reduced output voltage noise.
  • the converter 200 includes n number of cells 202 a - 202 n.
  • Each cell 202 includes a similar arrangement (as shown in 202 n of FIG. 2B ) of a power stage portion 204 that receives the V in signal and converts the V in signal to an output voltage and a control portion that includes control logic.
  • the control portion may include for example, an integrated processor, a programmable integrated controller, a field programmable gate array, or a logic circuit.
  • the control portion in each cell 202 includes a current sense portion 206 , an ADC 208 , a current loop compensator portion 210 and an I set function portion 218 .
  • the converter 200 includes an ADC 212 , a voltage loop compensator portion 214 , and an I set scaling portion 216 that are operative to control the converter 200 .
  • the current sense portion 206 senses the current output by the power stage portion 204 and outputs a signal (I sense ) indicative of the sensed current to the ADC 208 that outputs a digital signal indicative of the sensed current output by the power stage portion 204 .
  • Each of the outputs of the cells 202 is connected in parallel to output a V out signal from the converter 200 .
  • the V out signal at a node 201 is converted by the ADC 212 into a digital signal that is received by the voltage loop compensator portion 214 .
  • FIG. 3 illustrates an exemplary embodiment of the voltage loop compensator portion 214 .
  • the voltage loop compensator portion 214 is operative to compare the V out signal with a voltage setpoint with a comparator 302 that outputs an error signal, which signal is fed to a discrete compensator 304 that produces a digital value representing a current set point (I set ) that is output by the voltage loop compensator portion 214 .
  • the I set scaling portion 216 scales the resolution of the I set signal by the number of cells n and outputs a modified or scaled signal (I setmod ). In this regard, the output range, or resolution of the voltage compensator is multiplied by n. This increases the output resolution of the voltage compensator.
  • the I set function portion 218 receives the I setmod signal, processes the I setmod signal, and outputs an I setcelln signal.
  • the cell number associated with each cell 202 may be assigned arbitrarily.
  • the cell number assignment for each cell 202 may also be modulated over time, rearranged on a multiple of switching cycles, or an alternative time interval.
  • the functions described above are mere examples, alternative embodiments may include other functions or alternative means for control such as, for example, look up tables stored in memory and used by a control processor and/or additional discrete communications paths.
  • FIG. 4 illustrates an exemplary embodiment of the current loop compensator portion 210 .
  • the current loop compensator portion 210 receives the I setcelln signal from the I set function portion 218 and the digitally converted I sense signal from the ADC 208 .
  • the current loop compensator portion 201 is operative to compare the I setcelln signal with the I sense signal to produce an error signal.
  • the generated error signal is fed into a discrete compensator which produces a digital value output by the current loop compensator portion 210 representing a desired on-time, or duty cycle signal, by the PWM (pulse width modulator) located in power stage portion 204 .
  • the digital PWM converts this value to a duty cycle for the switching converter.
  • a conversion ratio that is dependent on the power stage topology of the cell relates the commanded duty cycle to a particular output signal from the power stage.
  • the methods and embodiments described above offer a modulation scheme for a multiphase power converter system.
  • Each of the cells in the power converter system receive a scaled current set command that is modulated such that each cell has a particular current set point to control the PWM of the cell.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Dc-Dc Converters (AREA)

Abstract

A method for controlling a power converter that includes a first cell having an output connected at a first node in parallel with a second cell includes sensing a voltage signal at the first node, defining a current set point associated with the converter, processing the current set point associated with the converter to define a current set point associated with the first cell, sensing a current output by the first cell, controlling the first cell such that the first cell outputs a current substantially similar to the current set point associated with the first cell, processing the current set point associated with the converter to define a current set point associated with the second cell, sensing a current output by the second cell, and controlling the second cell such that the second cell outputs a current substantially similar to the current set point associated with the second cell.

Description

    BACKGROUND
  • The present invention relates to power converters, and more specifically, to multiphase power converters.
  • Radio frequency (RF) system performance requirements are placing tighter noise voltage requirements on the converters that supply power to the RF systems. The noise voltage output from a converter ultimately is imposed on the phase noise of the RF system. For power requirements up to, for example, 2 kW, previous systems often used a single converter. The passive components (inductors and capacitors) of the single converter were large in size and have large parasitic elements. The active devices switch slower as they become larger in order to manage the large parasitics that contribute to the noise voltage. The single converter system is less fault tolerant because the single converter offers a single point of failure.
  • Multiphase power converters offer a number of advantages over the use of a single converter. In this regard, the use of a plurality of converter cells that are modulated allows the use of smaller passive and active components in each cell as compared to the sizes of the active and passive components for a similarly rated single converter system. Though low pass filters may be used to reduce output noise voltage from a multiphase power converter, the additional components used in a low pass filter reduce efficiency and consume valuable space. Though dither techniques may increase effective pulse width modulated (PWM), dither techniques fail to address reduction in control resolution in multiphase applications.
  • Multiphase power converters (converters) include two or more interleaved converters or cells that are connected to output a summation of the cell outputs. The cells operate at a common frequency (f) and the phases of the outputs of each of the cells are shifted by control logic. In this regard, for n number of cells, the control logic controls the switching time of each cell to induce a difference in phase angle between the outputs of each cell of 360°/n. The cell outputs are connected in parallel. The output of the converter has an output ripple frequency of n×f.
  • FIG. 1 illustrates a prior art example of a multiphase power converter (converter) 100. The converter 100 includes n number of cells (e.g., 102 a, 102 b, 102 n). Each cell 102 includes a power stage portion 104 that receives a Vin signal, a current sense portion 106 that senses the current output by the power stage portion 104, an analog-to-digital converter (ADC) 108 that converts the sensed current signal to a digital output, and a current loop compensator 110 that provides a duty cycle signal to the power stage portion 104. The outputs of each of the cells 102 are connected in parallel and output a signal Vout. The Vout signal is converted by another ADC 112 that outputs a digital signal that is biased by a voltage loop compensator portion 114. The voltage loop compensator portion 114 outputs an Iset signal. The current loop compensator portion 110 receives the Iset signal and the signal from the ADC 108 to output the duty cycle signal to the power stage portion 104.
    • SUMMARY
  • According to one embodiment of the present invention, a multiphase power converter device includes a first cell operative to receive a first voltage signal and output a second voltage signal, and a second cell operative to receive the first voltage signal and output a second voltage signal, wherein the output of the first cell is connected in parallel with the output of the second cell such that an output (Vout) of the multiphase power converter includes the output of the first cell and the output of the second cell, wherein, the first cell includes, a power stage portion operative to receive the first voltage signal and output the second voltage signal, and a control portion operative to sense a current output by the power stage portion, receive a current set point value, process the current set point value to calculate a current set point associated with the first cell, and control the power stage portion such that the power stage portion outputs a current substantially equal to the current set point associated with the first cell, and wherein the second cell includes a power stage portion operative to receive the first voltage signal and output the second voltage signal, and a control portion operative to receive a signal indicative of a current output by the power stage portion, receive the current set point value, process the current set point value as a function of the number of cells in the multiphase power converter to calculate a current set point associated with the second cell, and control the power stage portion such that the power stage portion outputs a current substantially similar to the current set point associated with the second cell.
  • According to another embodiment of the present invention, a method for controlling a power converter that includes a first cell having an output connected at a first node in parallel with a second cell includes sensing a voltage signal at the first node, defining a current set point associated with the converter, processing the current set point associated with the converter to define a current set point associated with the first cell, sensing a current output by the first cell, controlling the first cell such that the first cell outputs a current substantially similar to the current set point associated with the first cell, processing the current set point associated with the converter to define a current set point associated with the second cell, sensing a current output by the second cell, and controlling the second cell such that the second cell outputs a current substantially similar to the current set point associated with the second cell.
  • Additional features and advantages are realized through the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered a part of the claimed invention. For a better understanding of the invention with the advantages and the features, refer to the description and to the drawings.
    • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
  • The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The forgoing and other features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
  • FIG. 1 illustrates a prior art example of a multiphase power converter.
  • FIGS. 2A and 2B illustrate an exemplary embodiment of a multiphase converter system.
  • FIG. 3 illustrates an exemplary embodiment of the voltage loop compensator portion.
  • FIG. 4 illustrates an exemplary embodiment of the current loop compensator portion.
    •  DETAILED DESCRIPTION
  • The prior art converter 100 illustrated in FIG. 1 provides advantages over the use of a single converter; however, as the number of cells n increases, the current set point becomes undesirably more coarse. The control portion often jumps between discrete set points to find steady state, which results in higher jitter on the pulse width modulator (PWM) and higher output noise.
  • FIGS. 2A and 2B illustrate an exemplary embodiment of a multiphase converter system (converter) 200 that includes a modulator that provides reduced output voltage noise. Referring to FIG. 2A, the converter 200 includes n number of cells 202 a-202 n. Each cell 202 includes a similar arrangement (as shown in 202 n of FIG. 2B) of a power stage portion 204 that receives the Vin signal and converts the Vin signal to an output voltage and a control portion that includes control logic. The control portion may include for example, an integrated processor, a programmable integrated controller, a field programmable gate array, or a logic circuit. The control portion in each cell 202 includes a current sense portion 206, an ADC 208, a current loop compensator portion 210 and an Iset function portion 218. The converter 200 includes an ADC 212, a voltage loop compensator portion 214, and an Iset scaling portion 216 that are operative to control the converter 200. The current sense portion 206 senses the current output by the power stage portion 204 and outputs a signal (Isense) indicative of the sensed current to the ADC 208 that outputs a digital signal indicative of the sensed current output by the power stage portion 204. Each of the outputs of the cells 202 is connected in parallel to output a Vout signal from the converter 200. The Vout signal at a node 201 is converted by the ADC 212 into a digital signal that is received by the voltage loop compensator portion 214.
  • FIG. 3 illustrates an exemplary embodiment of the voltage loop compensator portion 214. The voltage loop compensator portion 214 is operative to compare the Vout signal with a voltage setpoint with a comparator 302 that outputs an error signal, which signal is fed to a discrete compensator 304 that produces a digital value representing a current set point (Iset) that is output by the voltage loop compensator portion 214. The Iset scaling portion 216 scales the resolution of the Iset signal by the number of cells n and outputs a modified or scaled signal (Isetmod). In this regard, the output range, or resolution of the voltage compensator is multiplied by n. This increases the output resolution of the voltage compensator. The Iset function portion 218 receives the Isetmod signal, processes the Isetmod signal, and outputs an Isetcelln signal. The Iset function portion 218 defines the Isetcelln signal as a function of the Isetmod signal. For example Isetcelln=[Isetmod+(n-cell number)]/n, where cell number is the particular number of a cell (e.g., cell 202 a has a cell number=1, cell 202 b has a cell number=2, . . . cell 202 n has a cell number=n). The cell number associated with each cell 202 may be assigned arbitrarily. The cell number assignment for each cell 202 may also be modulated over time, rearranged on a multiple of switching cycles, or an alternative time interval. The functions described above are mere examples, alternative embodiments may include other functions or alternative means for control such as, for example, look up tables stored in memory and used by a control processor and/or additional discrete communications paths.
  • FIG. 4 illustrates an exemplary embodiment of the current loop compensator portion 210. The current loop compensator portion 210 receives the Isetcelln signal from the Iset function portion 218 and the digitally converted Isense signal from the ADC 208. The current loop compensator portion 201 is operative to compare the Isetcelln signal with the Isense signal to produce an error signal. The generated error signal is fed into a discrete compensator which produces a digital value output by the current loop compensator portion 210 representing a desired on-time, or duty cycle signal, by the PWM (pulse width modulator) located in power stage portion 204. The digital PWM converts this value to a duty cycle for the switching converter. A conversion ratio that is dependent on the power stage topology of the cell, relates the commanded duty cycle to a particular output signal from the power stage.
  • The methods and embodiments described above offer a modulation scheme for a multiphase power converter system. Each of the cells in the power converter system receive a scaled current set command that is modulated such that each cell has a particular current set point to control the PWM of the cell.
  • The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one more other features, integers, steps, operations, element components, and/or groups thereof.
  • The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated
  • The diagrams depicted herein are just one example. There may be many variations to this diagram or the steps (or operations) described therein without departing from the spirit of the invention. For instance, the steps may be performed in a differing order or steps may be added, deleted or modified. All of these variations are considered a part of the claimed invention.
  • While the preferred embodiment to the invention had been described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.

Claims (20)

What is claimed is:
1. A multiphase power converter device comprising:
a first cell operative to receive a first voltage signal and output a second voltage signal; and
a second cell operative to receive the first voltage signal and output a second voltage signal, wherein the output of the first cell is connected in parallel with the output of the second cell such that an output (Vout) of the multiphase power converter includes the output of the first cell and the output of the second cell;
wherein, the first cell includes:
a power stage portion operative to receive the first voltage signal and output the second voltage signal; and
a control portion operative to sense a current output by the power stage portion, receive a current set point value, process the current set point value to calculate a current set point associated with the first cell, and control the power stage portion such that the power stage portion outputs a current substantially equal to the current set point associated with the first cell; and
wherein the second cell includes:
a power stage portion operative to receive the first voltage signal and output the second voltage signal; and
a control portion operative to receive a signal indicative of a current output by the power stage portion, receive the current set point value, process the current set point value as a function of the number of cells in the multiphase power converter to calculate a current set point associated with the second cell, and control the power stage portion such that the power stage portion outputs a current substantially similar to the current set point associated with the second cell.
2. The device of claim 1, wherein the current set point associated with the first cell is uniquely associated with the first cell.
3. The device of claim 1, wherein the current set point associated with the first cell is different from the current set point associated with the second cell.
4. The device of claim 1, wherein the control portion of the first cell comprises:
a current sense portion operative to sense the current output by the power stage portion and output a signal indicative of the sensed current output by the power stage portion;
an analog-to-digital converter (ADC) portion operative to convert the signal indicative of the sensed current output by the power stage portion to a digital signal and output the digital signal;
an Iset function portion operative to receive a signal indicative of a current set point associated with the multiphase power converter, and process the current set point associated with the multiphase power converter to calculate the current set point associated with the first cell; and
a current loop compensator portion operative to receive the digital signal indicative of the sensed current and the current set point associated with the first cell and output a control signal to the power stage portion that is operative to control the power stage portion to output a current signal having a current that is substantially similar to the current set point associated with the first cell.
5. The device of claim 4, wherein the Iset function portion calculates the current set point associated with the first cell as a function of a number of cells in the multiphase power converter.
6. The device of claim 4, wherein the Iset function portion calculates the current set point associated with the first cell as a function of a cell number associated with the first cell, where the cell number associated with the first cell is 1, and the current set point associated with the first cell=[the current set point associated with the multiphase power converter+(a number of cells in the multiphase power converter−the cell number associated with the first cell)]/the number of cells in the multiphase power converter.
7. The device of claim 1, wherein the control portion of the second cell comprises:
a current sense portion operative to sense the current output by the power stage portion and output a signal indicative of the sensed current output by the power stage portion;
an analog-to-digital converter (ADC) portion operative to convert the signal indicative of the sensed current output by the power stage portion to a digital signal and output the digital signal;
an Iset function portion operative to receive an signal indicative of a current set point associated with the multiphase power converter, and process the current set point associated with the multiphase power converter to calculate the current set point associated with the second cell; and
a current loop compensator portion operative to receive the digital signal and the current set point associated with the second cell and output a control signal to the power stage portion that is operative to control the power stage portion to output a current signal having a current that is substantially similar to the current set point associated with the second cell.
8. The device of claim 7, wherein the Iset function portion calculates the current set point associated with the second cell as a function of a number of cells in the multiphase power converter.
9. The device of claim 7, wherein the Iset function portion calculates the current set point associated with the second cell as a function of a cell number associated with the second cell, where the cell number associated with the second cell is 2, and the current set point associated with the second cell=[the current set point associated with the multiphase power converter+(a number of cells in the multiphase power converter−the cell number associated with the second cell)]/the number of cells in the multiphase power converter.
10. The device of claim 1, wherein the multiphase power converter includes a control portion operative to calculate a current set point associated with the multiphase power converter and output the current set point associated with the multiphase power converter to the first cell and the second cell.
11. The device of claim 1, wherein the multiphase power converter includes a control portion that comprises:
an ADC that is operative to convert the Vout signal into a digital signal and output the digital signal;
a voltage loop compensator portion operative to receive the digital signal and compare the digital signal to a voltage set point to output a current set point associated with the multiphase power converter.
12. The device of claim 11, wherein the control portion further comprises an Iset scaling portion operative to scale the output range of the voltage compensator that provides a current set point associated with the multiphase power converter as a function of a number of cells in the multiphase power converter.
13. A method for controlling a multiphase power converter (converter) that includes a first cell having an output connected at a first node in parallel with a second cell, the method comprising:
sensing a voltage signal at the first node;
defining a current set point associated with the converter;
processing the current set point associated with the converter to define a current set point associated with the first cell;
sensing a current output by the first cell;
controlling the first cell such that the first cell outputs a current substantially similar to the current set point associated with the first cell;
processing the current set point associated with the converter to define a current set point associated with the second cell;
sensing a current output by the second cell; and
controlling the second cell such that the second cell outputs a current substantially similar to the current set point associated with the second cell.
14. The method of claim 13, wherein the current set point associated with the first cell is uniquely associated with the first cell, and the current set point associated with the second cell is uniquely associated with the second cell.
15. The method of claim 13, wherein the current set point associated with the first cell is different from the current set point associated with the second cell.
16. The method of claim 13, wherein the defining the current set point associated with the converter includes:
comparing the sensed voltage signal at the first node with a voltage set point; and
calculating the current set point associated with the converter as a function of a difference between the sensed voltage signal and the voltage set point.
17. The method of claim 13, wherein the defining the current set point associated with the converter includes:
comparing the sensed voltage signal at the first node with a voltage set point;
calculating the current set point associated with the converter as a function of a difference between the sensed voltage signal and the voltage set point; and
scaling the current set point range of the voltage loop compensator associated with the converter as a function of a number of cells in the converter.
18. The method of claim 13, wherein processing of the current set point associated with the converter to define a current set point associated with the first cell includes calculating the current set point associated with the first cell as a function of a cell number associated with the first cell, where the cell number associated with the first cell is 1, and the current set point associated with the first cell=[the current set point associated with the converter+(a number of cells in the converter−the cell number associated with the first cell)]/the number of cells in the converter.
19. The method of claim 13, wherein processing of the current set point associated with the converter to define a current set point associated with the second cell includes calculating the current set point associated with the second cell as a function of a cell number associated with the second cell, where the cell number associated with the second cell is 2, and the current set point associated with the second cell=[the current set point associated with the converter+(a number of cells in the converter−the cell number associated with the second cell)]/the number of cells in the converter.
20. The method of claim 13, further comprising of converting the sensed voltage signal into a digital signal and converting the sensed current signal into a digital signal.
US13/688,644 2012-11-29 2012-11-29 Multiphase power converter Active US8754619B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US13/688,644 US8754619B1 (en) 2012-11-29 2012-11-29 Multiphase power converter
PCT/US2013/061269 WO2014084953A1 (en) 2012-11-29 2013-09-24 Multiphase power converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/688,644 US8754619B1 (en) 2012-11-29 2012-11-29 Multiphase power converter

Publications (2)

Publication Number Publication Date
US20140145687A1 true US20140145687A1 (en) 2014-05-29
US8754619B1 US8754619B1 (en) 2014-06-17

Family

ID=50772696

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/688,644 Active US8754619B1 (en) 2012-11-29 2012-11-29 Multiphase power converter

Country Status (2)

Country Link
US (1) US8754619B1 (en)
WO (1) WO2014084953A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108292891A (en) * 2015-11-30 2018-07-17 株式会社村田制作所 Switching power unit and error correcting method
CN108352783A (en) * 2015-11-30 2018-07-31 株式会社村田制作所 Switching power unit and droop characteristic correction method
US20210343679A1 (en) * 2020-04-30 2021-11-04 Cree, Inc. Wirebond-Constructed Inductors

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7521913B2 (en) 2004-09-10 2009-04-21 Primarion Corporation Active transient response circuits, system and method for digital multiphase pulse width modulated regulators
US7023188B1 (en) 2004-09-10 2006-04-04 Semiconductor Components Industries, L.L.C. Method of forming a multi-phase power supply controller
US7759918B2 (en) * 2006-06-16 2010-07-20 Semiconductor Components Industries, L.L.C. Method for inhibiting thermal run-away
US7339361B2 (en) * 2006-06-26 2008-03-04 Intersil Americas Inc. Multi-phase DC-DC converter using auxiliary resistor network to feed back multiple single-ended sensed currents to supervisory controller for balanced current-sharing among plural channels
TW201008122A (en) 2008-08-07 2010-02-16 Richtek Technology Corp Current balancing device and method for a multi-phase power converter with constant working time control
US8441241B2 (en) 2010-05-03 2013-05-14 Intel Corporation Methods and systems to digitally balance currents of a multi-phase voltage regulator
TWI450478B (en) * 2010-08-30 2014-08-21 Upi Semiconductor Corp Current balancer
TWI408881B (en) 2011-04-18 2013-09-11 Richtek Technology Corp Enhanced phase control circuit and method for a multiphase power converter

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108292891A (en) * 2015-11-30 2018-07-17 株式会社村田制作所 Switching power unit and error correcting method
CN108352783A (en) * 2015-11-30 2018-07-31 株式会社村田制作所 Switching power unit and droop characteristic correction method
EP3386086A4 (en) * 2015-11-30 2018-12-19 Murata Manufacturing Co., Ltd. Switching power source device and error correction method
US10243466B2 (en) * 2015-11-30 2019-03-26 Murata Manufacturing Co., Ltd. Switching power supply apparatus and error correction method
US20210343679A1 (en) * 2020-04-30 2021-11-04 Cree, Inc. Wirebond-Constructed Inductors

Also Published As

Publication number Publication date
WO2014084953A1 (en) 2014-06-05
US8754619B1 (en) 2014-06-17

Similar Documents

Publication Publication Date Title
Leyva-Ramos et al. Control strategy of a quadratic boost converter with voltage multiplier cell for high-voltage gain
US9276470B2 (en) Multiphase switching converters operating over wide load ranges
Zaid et al. A transformerless high gain dc–dc boost converter with reduced voltage stress
JP5901635B2 (en) Switched mode power converter using bridge topology and switching method thereof
EP2596573B1 (en) Buck switch-mode power converter large signal transient response optimizer
USRE46256E1 (en) Asymmetric topology to boost low load efficiency in multi-phase switch-mode power conversion
US20120127764A1 (en) Power Systems for Photovoltaic and DC Input Sources
Kim et al. Load sharing characteristic of two-phase interleaved LLC resonant converter with parallel and series input structure
US20120155139A1 (en) Electrical Energy Conversion Circuit Device
US10608539B1 (en) Multi-phase power supply for stepdown system
Su et al. Gain scheduling control scheme for improved transient response of DC/DC converters
Jiao et al. Voltage-lift split-inductor-type boost converters
Ray et al. Implementation and control of a bidirectional high-gain transformer-less standalone inverter
US8754619B1 (en) Multiphase power converter
Joseph et al. Interleaved cuk converter with improved transient performance and reduced current ripple
WO2012074806A2 (en) Efficiency-optimizing, calibrated sensorless power/energy conversion in a switch-mode power supply
Anwar et al. A simple control architecture for four-switch buck-boost converter based power factor correction rectifier
Esfahlan et al. Simulation and experimental validation of an improved high step-up boost converter suitable for smart micro-grids
Natori et al. A novel control approach to multi-terminal power flow controller for next-generation DC power network
EP3220525B1 (en) Converter device and method to operate said converter device
KR101152359B1 (en) Interleaved boost converter using common inductor
Kaiser et al. Design of a lightweight DC/DC converter providing fault tolerance by series connection of low voltage sources
KR101562550B1 (en) Method for generating pwm signals and a pulse width modulation power converter
Olmos-López et al. Passivity-based control for current sharing in PFC interleaved boost converters
Loera-Palomo et al. Controller design for a power factor correction regulator R2P2

Legal Events

Date Code Title Description
AS Assignment

Owner name: RAYTHEON COMPANY, MASSACHUSETTS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MAUSS, ROBERT A.;KUENEMAN, JAMES D.;VOLLIN, JEFF L.;SIGNING DATES FROM 20121119 TO 20121127;REEL/FRAME:029374/0237

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551)

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8