US20140062553A1 - Semiconductor device including delay locked loop circuit and method - Google Patents
Semiconductor device including delay locked loop circuit and method Download PDFInfo
- Publication number
- US20140062553A1 US20140062553A1 US13/718,126 US201213718126A US2014062553A1 US 20140062553 A1 US20140062553 A1 US 20140062553A1 US 201213718126 A US201213718126 A US 201213718126A US 2014062553 A1 US2014062553 A1 US 2014062553A1
- Authority
- US
- United States
- Prior art keywords
- delay
- clock
- replica
- adjustment signal
- section
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 38
- 238000000034 method Methods 0.000 title claims description 10
- 238000012546 transfer Methods 0.000 claims abstract description 50
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims abstract description 36
- 230000004044 response Effects 0.000 claims abstract description 23
- 238000001514 detection method Methods 0.000 claims description 75
- 230000003139 buffering effect Effects 0.000 claims description 31
- 230000004913 activation Effects 0.000 claims description 28
- 239000000872 buffer Substances 0.000 claims description 9
- 238000005070 sampling Methods 0.000 claims description 6
- 230000009849 deactivation Effects 0.000 claims description 4
- 230000007423 decrease Effects 0.000 claims description 3
- 230000005540 biological transmission Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 6
- 230000001360 synchronised effect Effects 0.000 description 6
- 238000012360 testing method Methods 0.000 description 6
- 230000003111 delayed effect Effects 0.000 description 5
- 238000007796 conventional method Methods 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 230000001934 delay Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000012938 design process Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 101100020619 Arabidopsis thaliana LATE gene Proteins 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1066—Output synchronization
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
Definitions
- Exemplary embodiments of the present invention relate to a semiconductor design technology, particularly, to a delay locked loop circuit of a semiconductor device, and more particularly, to a delay locked loop circuit capable of adjusting clock-related specifications at a package level by itself.
- a synchronous semiconductor device such as a double data rate synchronous DRAM (DDR SDRAM) transmits data to external devices using an internal clock synchronized with an external clock inputted from an external device such as a memory controller CTRL.
- DDR SDRAM double data rate synchronous DRAM
- the memory outputs data in synchronization with an internal dock.
- the internal clock is synchronized with the external clock when it is initially applied to the memory, but the internal clock is delayed while passing through elements in the memory.
- the data is outputted to an exterior of the memory in a state in which it is not synchronized with the external clock.
- the internal clock In order to stably transmit data outputted from the memory, the internal clock, which has been delayed while passing through the elements in the memory for transmitting the data, should exactly match with the edge or center of the external clock applied from the memory controller. To this end, the internal clock should be synchronized with the external clock by reversely compensating for time for loading data on a bus.
- a clock synchronization circuit for playing such a role includes a phase locked loop (PLL) circuit and a delay locked loop (DLL) circuit.
- PLL phase locked loop
- DLL delay locked loop
- phase locked loop (PLL) circuit When frequencies of the external clock and the internal, clock are different from each other, the phase locked loop (PLL) circuit is mainly used because a frequency multiplication function is needed. Meanwhile, when the frequencies of the external clock and the internal clock are substantially equal to each other, the delay locked loop (DLL) circuit is mainly used because it is not greatly affected by noise and may be implemented in a relatively small area, as compared with the phase locked loop (PLL) circuit.
- DLL delay locked loop
- the delay locked loop (DLL) circuit is mainly used as the clock synchronization circuit.
- FIG. 1 is a block diagram illustrating a delay locked loop (DLL) circuit of a general semiconductor device.
- DLL delay locked loop
- the delay locked loop (DLL) circuit of the general semiconductor device includes a clock input buffering unit 10 , a phase comparison unit 20 , a variable delay unit 30 , a delay replica model unit 40 , and a clock output buffering unit 50 .
- the clock input buffering unit 10 buffers an external clock EXT_CLK and generates an internal clock IN_CLK.
- the phase comparison unit 20 compares a phase of the internal clock IN_CLK with a phase of a feedback clock FB_CLK to generate a phase detection signal LOCK_DET according to a comparison result.
- the variable delay unit 30 delays the internal clock IN_CLK by a variable delay amount in response to the phase detection signal LOCK_DET, and outputs a delay locked clock DLLCLK.
- the delay replica model unit 40 delays the delay locked clock DLLCLK by a delay amount obtained by modeling a delay path of the internal clock IN_CLK in an internal circuit, and outputs the feedback clock FB_CLK.
- the clock output buffering unit 50 buffers the delay locked clock DLLCLK and outputs a data strobe signal DQS.
- a parameter indicating a time difference between the external clock EXT_CLK and the data strobe signal DQS includes a parameter ‘tDQSCCK’.
- the most basic operation object of the delay locked loop (DLL) circuit is to synchronize data outputted from the semiconductor device with the external clock EXT_CLK by allowing the value of the parameter “tDQSCK” to be approximate to ‘0’ if possible.
- the most important factor is to model the delay amount, which is modeled by the delay replica model unit 40 , to be approximate to an actual delay amount. That is, since the delay amount modeled by the delay replica model unit 40 is very large and has the most significant influence on a result of the delay locked loop (DLL) circuit, there should be no difference between the size of a delay amount modeled by the delay replica model unit 40 and corresponding to the delay path of the internal clock IN_CLK in the internal circuit and the size of an actual delay amount by which the internal clock IN_CLK is delayed in the internal circuit, in order to allow the value of the parameter ‘tDQSCK’ to be approximate to ‘0’ if possible.
- DLL delay locked loop
- the delay replica model unit 40 simply models the delay amount corresponding to the delay path of the internal clock IN_CLK in the internal circuit, it is not possible to remove a difference between the size of the delay amount corresponding to the delay path of the internal clock IN_CLK in the internal circuit and the size of the actual delay amount during an actual operation.
- the delay amount of the delay replica model unit 40 is determined once in a design process, the determined delay amount is simultaneously applied to numerous semiconductor devices in mass production.
- the delay amount of the delay replica model unit 40 is exactly determined in a design process, there is a difference in the delay amount of the delay replica model unit 40 , which is applied to respective semiconductor devices, due to various peripheral factors in mass production.
- An exemplary embodiment includes is directed to a delay locked loop circuit capable of adjusting clock-related specifications at a package level.
- a semiconductor device includes: a delay locked loop unit configured to compare a phase of an internal clock with a phase of a feedback clock to delay the internal clock by a delay amount corresponding to a comparison result, and to output a delay locked clock, a delay replica modeling unit configured to output the feedback clock by reflecting a transfer delay amount of the internal clock used in an internal circuit into the delay locked clock, and to adjust the transfer delay amount in response to a delay replica adjustment signal, and a delay replica adjustment signal generation unit configured to compare the phase of the feedback clock with a phase of the delay locked clock, and to set a value of the delay replica adjustment signal in response to a comparison result.
- a semiconductor device includes: a delay locked loop unit configured to delay an internal clock by a delay amount based on a phase difference between the internal clock and a feedback clock, and output a delay locked clock, a delay replica modeling unit configured to generate the feedback clock based on the delay locked clock and a transfer delay amount that is based on a phase difference between the feedback dock and the delay locked clock, and a repeater unit configured to repeat the feedback dock and the delay locked clock inputted to the delay replica modeling unit.
- a method includes: comparing, via a delay locked loop unit, a phase of an internal clock with a phase of a feedback clock to generate a comparison result; delaying, via the delay locked loop unit, the internal clock by a delay amount corresponding to the comparison result; outputting, via the delay locked loop unit, a delay locked clock; receiving, via a delay replica modeling unit, the delay locked clock; generating, via the delay replica modeling unit, the feedback clock based on a transfer delay amount of the internal clock; and adjusting, via the delay replica modeling unit, the transfer delay amount based on a delay replica adjustment signal; and comparing, via a delay replica adjustment signal generation unit, the phase of the feedback clock with a phase of the delay locked clock; setting, via the delay replica adjustment signal generation unit, a value of the delay replica adjustment signal based on the comparison; and outputting, via the delay replica adjustment signal generation unit, the delay replica adjustment signal to the delay replica modeling unit.
- an operation for detecting a phase difference between the delay locked clock DLLCLK and the feedback clock FB_CLK and adjusting the delay amount of the delay replica modeling circuit is performed in the delay locked loop (DLL) circuit, so that it is possible for the delay locked loop (DLL) circuit to adjust clock-related specifications by itself.
- DLL delay locked loop
- clock-related specifications are adjustable in the semiconductor device, so that it is possible to minimize a time required for a test.
- FIG. 1 is a block diagram illustrating a delay locked loop (DLL) circuit of a conventional semiconductor device.
- DLL delay locked loop
- FIG. 2 is a block diagram illustrating a delay locked loop (DLL) circuit in accordance with an exemplary embodiment.
- DLL delay locked loop
- FIG. 3 is a detailed block diagram illustrating a delay replica adjustment signal generation unit and a variable delay replica modeling unit of elements of a delay locked loop (DLL) circuit in accordance with an exemplary embodiment illustrated in FIG. 2 .
- DLL delay locked loop
- FIG. 2 is a block diagram illustrating a delay locked loop (DLL) circuit in accordance with an exemplary embodiment.
- DLL delay locked loop
- the delay locked loop (DLL) circuit in accordance an exemplary embodiment, includes a delay locked loop unit 200 , a delay replica modeling unit 220 , and a delay replica adjustment signal generation unit 240 .
- the delay locked loop unit 200 is configured to compare a phase of an internal clock IN_CLK with a phase of a feedback clock FB_CLK to delay the internal clock IN_CLK by a delay amount corresponding to a comparison result, and to output a delay locked clock DLLCLK.
- the delay replica modeling unit 220 is configured to output the feedback clock FB_CLK by reflecting a transfer delay amount (tVREF+tFREF) of the internal clock IN_CLK used in an internal circuit into the delay locked clock DLLCLK, and to adjust the transfer delay amount (tVREF+tFREF) in response to a delay replica adjustment signal VA_REPLICA.
- the delay replica adjustment signal generation unit 240 is configured to compare the phase of the feedback clock FB_CLK with a phase of the delay locked clock DLLCLK, and to set a value of the delay replica adjustment signal VA REPLICA in response to a comparison result.
- the delay replica modeling unit 220 includes a variable delay replica modeling section 224 and a fixed delay replica modeling section 222 .
- the variable delay replica modeling section 224 is configured to delay the delay locked clock DLLCLK by a first delay amount tVREF changed in response to the delay replica adjustment signal VA_REPLICA, and to output a pre-feedback clock PFB_CLK.
- the fixed delay replica modeling section 222 is configured to delay the pre-feedback clock PFB_CLK by a second delay amount tFREF and to output the feedback clock FB_CLK.
- the first delay amount tVREF of the variable delay replica modeling section 224 may be adjusted in response to the value of the delay replica adjustment signal VA REPLICA, while the value of the second delay amount tFREF is not changed later since the value of the second delay amount tFREF of the fixed delay replica modeling section 222 is determined in a design thereof.
- the delay locked loop unit 200 includes an input buffering unit 201 , a phase comparison unit 202 , a variable delay section 203 , and an output buffering section 205 .
- the input buffering unit 201 is configured to buffer an external clock EXT_CLK and output the internal clock IN_CLK.
- the phase comparison unit 202 is configured to compare the phase of the internal clock IN_CLK with the phase of the feedback clock FB_CLK to output a phase detection signal LOCK_DET.
- the variable delay section 203 is configured to delay the internal clock IN_CLK by a delay amount tVADLY changed in response to the phase detection signal LOCK_DET, and to output the delay locked clock DLLCLK.
- the output buffering section 205 is configured to buffer the delay locked clock DLLCLK and output the delay locked dock DLLCLK to an exterior as a data strobe signal DQS.
- the delay locked loop (DLL) circuit in accordance with an exemplary further includes a transfer buffering unit 270 configured to have a size substantially equal to that of the output buffering section 205 included in the delay locked loop unit 200 , to buffer the delay locked clock DLLCLK, and to transfer the buffered clock to the delay replica adjustment signal generation unit 240 .
- the transfer buffering unit 270 is an element for transferring a clock BTE_DLLCLK to the delay replica adjustment signal generation unit 240 , wherein the clock BTE_DLLCLK substantially equal to the data strobe signal DQS obtained by buffering the delay locked clock DLLCLK by the output buffering section 205 . That is, the transfer buffering unit 270 may be a dummy element obtained by modeling the output buffering section 205 .
- the delay locked loop (DLL) circuit in accordance with the embodiment of the present invention selectively includes one or more of the following clock transfer control units 250 A and 260 A or repeaters 2506 and 2603 .
- the delay locked loop (DLL) circuit in accordance with an exemplary embodiment further includes the clock transfer control units 250 A and 2604 .
- the delay locked loop (DLL) circuit includes the first clock transfer control unit 250 A and the second clock transfer control unit 260 A.
- the first clock transfer control unit 250 A is configured to be provided between the delay replica modeling unit 220 and the delay replica adjustment signal generation unit 240 , and to on/off control the transfer of the feedback clock FB_CLK in response to a delay replica adjustment enable signal EN_VA_REPLICA.
- the second dock transfer control unit 260 A is configured to be provided between the delay locked loop unit 200 and the delay replica adjustment signal generation unit 240 , and to on/off control the transfer of the delay locked clock DLLCLK in response to the delay replica adjustment enable signal EN_VA_REPLICA. That is, the clock transfer control units 250 A and 260 A are elements for substantially preventing clocks TE_DLLCLK and TE_FB_CLK from being inputted to the delay replica adjustment signal generation unit 240 , in response to the delay replica adjustment enable signal EN_VA_REPLICA. Consequently, in a period in which the delay replica adjustment enable signal EN_VA_REPLICA is deactivated, it is possible to obtain an effect as if the delay replica adjustment signal generation unit 240 does not exist.
- the delay replica adjustment signal generation unit 240 since the operation of the delay replica adjustment signal generation unit 240 is also on/off controlled according to the activation or deactivation of the delay replica adjustment enable signal EN_VA_REPLICA and performs no operations in the period in which the delay replica adjustment enable signal EN VA REPLICA is deactivated, the delay replica adjustment signal generation unit 240 does not have an influence on an entire operation although the clock transfer control units 250 A and 260 A do not exist. That is, the clock transfer control units 250 A and 260 A are not essential elements of the present invention. However, since there is a current consumed in a clock transfer process, when the clock transfer control units 250 A and 260 A exist, current consumption may be further reduced.
- the delay locked clock DLLCLK is transferred to the transfer buffering unit 270 through the second clock transfer control unit 260 A as the clock TE_DLLCLK, and the transfer buffering unit 270 buffers the transferred clock TE_DLLCLK and transfers the buffered clock to the delay replica adjustment signal 10 generation unit 240 as the clock BTE_.
- the delay locked loop (DLL) circuit in further includes first repeater 2508 and second repeater 2608 .
- the first repeater 250 B is configured to be provided between the delay replica modeling unit 220 and the delay replica adjustment signal generation unit 240 , and to repeat the transfer of the feedback clock FB_CLK.
- the second repeater 2608 is configured to be provided between the delay locked loop unit 200 and the delay replica adjustment signal generation unit 240 and to repeat the transfer of the delay locked clock DLLCLK.
- the first repeater 2508 and the second repeater 2608 are elements for substantially preventing the delay locked clock DLLCLK and the feedback dock FB_CLK from affecting the operations of the phase comparison unit 202 and 220 , to which the delay locked clock DLLCLK and the feedback dock FB_CLK are connected in a parallel manner, and for substantially preventing jitter from occurring in the delay locked clock DLLCLK and the feedback clock FB_CLK transferred to the delay replica adjustment signal generation unit 240 .
- the repeaters 250 B and 260 B are elements for substantially preventing the noise or the jitter.
- the name of the signal is changed whenever the signal passes through the clock transfer control units 250 A and 260 A, the first repeater 2506 , the second repeater 260 B, and the transfer buffering unit 270 , i.e., DLLCLK ⁇ TE_DLLCLK ⁇ BTE_DLLCLK, FB_CLK ⁇ TE_FB_DLLCLK. This is only for distinguishing signals passing through the elements 250 A, 260 A, 2506 , 260 B, and 270 from one another, and the signals may actually be the same clock.
- an activation period of the delay replica adjustment enable signal EN_VA_REPLICA which is used in order to control the operations of the delay replica adjustment signal generation unit 240 , the clock transfer control units 250 A and 260 A, and the variable delay replica modeling section 224 , may be defined through a scheme in which an activation period is preset in the semiconductor device such as a memory register set (MRS).
- MRS memory register set
- the delay locked loop (DLL) circuit in accordance with an exemplary embodiment, is able to adjust to the delay amount of the delay replica modeling unit 220 without receiving a signal from an exterior.
- FIG. 3 is a detailed block diagram illustrating the delay replica adjustment signal generation unit 240 and the variable delay replica modeling unit 220 of the elements of the delay locked loop (DLL) circuit accordance with an exemplary embodiment of the present invention illustrated in FIG. 2 .
- DLL delay locked loop
- the delay replica adjustment signal generation unit 240 includes a phase detection section 242 and a delay replica adjustment signal output section 244 .
- the phase detection section 242 is configured to receive the delay locked clock DLLCLK as a sampling clock, to receive the feedback clock FB_CLK as a target clock, and to output a plurality of detection signals EARLY 1 , EARLY 2 , FINE, LATE 1 , and LATE 2 by detecting a phase difference between the two clocks.
- the delay replica adjustment signal output section 244 is configured to output the delay replica adjustment signal VA_REPLICA having a value which is adjusted in response to output the detection signals EARLY 1 , EARLY 2 , FINE, LATE 1 , and LATE 2 .
- the fact that the delay locked clock DLLCLK applied to the phase detection section 242 serves as the sampling clock and the feedback clock FB_CLK applied to the phase detection section 242 serves as the target clock represents that the logic level value of the feedback clock FB_CLK is detected at a preset edge of the delay locked clock DLLCLK while locking the phase of the feedback clock FB_CLK and adjusting the phase of the delay locked clock DLLCLK.
- the preset edge may be a rising edge or a falling edge.
- the delay locked clock DLLCLK serves as the sampling clock and the feedback clock FB_CLK serves as the target clock. However, this may be changed by a designer. That is, the delay locked clock DLLCLK may serve as the target clock and the feedback clock FB_CLK may serve as the sampling clock.
- the phase detection section 242 includes first fine delay parts 2422 A and 24228 , second fine delay parts 2424 A and 24248 , first detection parts 2426 A and 24268 , a second detection part 2427 , and third detection parts 2428 A and 2428 B.
- the first fine delay parts 2422 A and 24228 are configured to finely delay the delay locked clock DLLCLK by the preset number of times step by step, and to generate a plurality of first fine delay clocks LDLY_DLLCLK 1 and LDLY_DLLCLK 2 .
- the second fine delay parts 2424 A and 24248 are configured to finely delay the feedback clock FB_CLK by the preset number of times step by step, and to generate a plurality of second fine delay clocks LDLY_DLLCLK 1 and LDLY_DLLCLK 2 .
- the first detection parts 2426 A and 24268 are configured to detect the logic level of the feedback dock FB_CLK at the preset edges of the plurality of first fine delay clocks LDLY_DLLCLK 1 and LDLY_DLLCLK 2 , and to generate a plurality of first detection signals EARLY 1 and EARLY 2 .
- the second detection part 2427 is configured to detect the logic level of the feedback clock.
- the third detection parts 2428 A and 24288 are configured to detect the logic levels of the plurality of second fine delay clocks LDLY_FBCLK 1 and LDLY_FBCLK 2 at the preset edge of the delay locked clock DLLCLK, and to generate a plurality of third detection signals LATE 1 and LATE 2 .
- the first fine delay parts 2422 A and 2422 B include a primary first fine delay part 2422 A configured to delay the delay locked clock DLLCLK by a first fine delay amount, and to output a primary first fine delay clock LDLY_DLLCLK 1 , and a secondary first fine delay part 2422 B configured to delay the delay locked clock DLLCLK by a second fine delay amount, and to output a secondary first fine delay clock LDLY_DLLCLK 2 .
- the size of the second fine delay amount of the secondary first fine delay part 2422 B is about twice as large as that of the first fine delay amount of the primary first fine delay part 2422 A.
- the first fine delay parts 2422 A and 2422 B include two elements.
- the first fine delay parts 2422 A and 2422 B may include three or more elements.
- an interval among the sizes of the delay amounts of the elements may be adjusted by a designer.
- the first element may be set to delay the delay locked clock DLLCLK by the fine delay amount
- the second element may be set to delay the delay locked clock DLLCLK by a fine delay amount about twice as large as the fine delay amount
- the third element may be set to delay the delay locked clock DLLCLK by a fine delay amount about three times as large as the fine delay amount
- the fourth element may be set to delay the delay locked clock DLLCLK by a fine delay amount about four times as large as the fine delay amount.
- the second fine delay parts 2424 A and 24245 include a primary second fine delay part 2424 A configured to delay the feedback clock FB_CLK by a first fine delay amount, and to output a primary second fine delay clock LDLY_FBCLK 1 , and a secondary second fine delay part 2424 B configured to delay the feedback clock FB_CLK by a second fine delay amount, and to output a secondary second fine delay clock LDLY_FBCLK 2 .
- the size of the first fine delay amount of the primary second fine delay part 2424 A is substantially equal to the size of the first fine delay amount of the primary first fine delay part 2422 A
- the size of the second fine delay amount of the secondary second fine delay part 2424 B is substantially equal to the size of the second fine delay amount of the secondary first fine delay part 2422 B.
- the second fine delay parts 2424 A and 2424 B may include three or more elements.
- an interval among the sizes of the delay amounts of the elements may be adjusted by a designer.
- the interval among the sizes of the delay amounts of the second fine delay parts 2424 A and 24246 is set to be substantially equal to the interval among the sizes of the delay amounts of the first fine delay parts 2422 A and 2422 B.
- the first detection parts 2426 A and 24266 are configured to detect whether the feedback clock FB_CLK has a logic ‘high’ level or a logic ‘low’ level at preset edges of the plurality of first fine delay docks LDLY_DLLCLK 1 and LDLY_DLLCLK 2 , and to determine the logic levels of the plurality of first detection signals EARLY 1 and EARLY 2 . At this time, the number of elements included in the first detection parts 2426 A and 24266 is determined corresponding to the number of elements included in the first fine delay parts 2422 A and 2422 B. That is, differently from FIG.
- the first detection parts when the first fine delay parts delay the delay locked clock DLLCLK at three stages to generate three first fine delay clocks, the first detection parts also determine the logic level of the feedback clock FB_CLK at preset edges of the three first fine delay clocks, and generate three first detection signals.
- the third detection parts 2428 A and 24286 are configured to detect whether the delay locked clock DLLCLK has a logic “high” level or a logic “low” level at preset edges of the plurality of second fine delay clocks LDLY_FBCLK 1 and LDLY_FBCLK 2 , and to determine the logic levels of the plurality of third detection signals LATE 1 and LATE 2 .
- the number of elements included in the third detection parts 2428 A and 24286 is determined corresponding to the number of elements included in the second fine delay parts 2424 A and 24245 . That is, differently from FIG.
- the third detection parts when the second fine delay parts delay the feedback clock FB_CLK at three stages to generate three second fine delay clocks, the third detection parts also determine the logic level of the delay locked clock DLLCLK at preset edges of the three second fine delay clocks, and generate three second detection signals.
- the second detection part 2427 is configured to detect whether the feedback dock FB_CLK has a logic “high” level or a logic “low” level at a preset edge of the delay locked clock DLLCLK, and to determine the logic level of the second detection signal FINE.
- a result obtained by comparing the phase of the feedback clock FB_CLK with the phase of the delay locked clock DLLCLK is reflected in the second detection signal FINE outputted from the second detection part 2427 , so that it is possible to determine whether the delay locked clock DLLCLK has a phase earlier than that of the feedback clock FB_CLK based on the logic level of the second detection signal FINE. That is, when the second detection signal FINE has a logic “high” level and the phase of the feedback clock FB_CLK is earlier than that of the delay locked clock DLLCLK, it has only to check the logic levels of the third detection signals LATE 1 and LATE 2 regardless of the logic levels of the first detection signals EARLY 1 and EARLY 2 .
- the second detection signal FINE has a logic “low” level and the phase of the feedback clock.
- FB_CLK is delayed as compared with the delay locked clock DLLCLK, it has only to check the logic levels of the first detection signals EARLY 1 and EARLY 2 regardless of the logic levels of the third detection signals LATE 1 and LATE 2 .
- the delay replica adjustment signal output section 244 further increases the value of the delay replica adjustment signal VA_REPLICA according to an increase in the number of signals activated to a logic “high” level of the plurality of the first detection signals EARLY 1 and EARLY 2 in the state in which the second detection signal FINE has been deactivated to a logic “low” level, and further decreases the value of the delay replica adjustment signal VA_REPLICA according to an increase in the number of signals deactivated to a logic ‘low’ level of the plurality of the third detection signals LATE 1 and LATE 2 in the state in which the second detection signal FINE has been activated to a logic “high” level.
- the delay replica adjustment signal VA_REPLICA includes a plurality of bits. That is, the delay replica adjustment signal VA_REPLICA may be obtained by ply combining the first detection signals EARLY 1 and EARLY 2 , the second detection signal FINE, and the third detection signals LATE 1 and LATE 2 with one another, or obtained by encoding and compressing the first detection signals EARLY 1 and EARLY 2 , the second detection signal FINE, and the third detection signals LATE 1 and LATE 2 .
- the delay replica adjustment signal VA_REPLICA is obtained by simply combining the first detection signals EARLY 1 and EARLY 2 , the second detection signal FINE, and the third detection signals LATE 1 and LATE 2 with one another, it is expressed by Table 1 below. That is, as the number of bits at a logic “high” level of a plurality of bits included in the delay replica adjustment signal VA_REPLICA is large, the value of the delay replica adjustment signal VA_REPLICA is small. Meanwhile, as the number of bits at a logic “low” level of the plurality of bits included in the delay replica adjustment signal VA_REPLICA is large, the value of the delay replica adjustment signal VA_REPLICA is large,
- the delay replica adjustment signal VA_REPLICA is obtained by encoding and compressing the first detection signals EARLY 1 and EARLY 2 , the second detection signal FINE, and the third detection signals LATE 1 and LATE 2 , it is expressed by Table 2 below. That is, it is possible to determine whether the value of the delay replica adjustment signal VA_REPLICA is small or large according to the size of a binary represented by the plurality of bits included in the delay replica adjustment signal VA_REPLICA.
- variable delay replica modeling section 224 includes a delay control decoding part 2242 and a plurality of delay adjustment parts 2244 ⁇ 1:6>.
- the delay control decoding part 2242 is configured to decode the delay replica adjustment signal VA_REPLICA and generate delay control codes LDCON_CODE ⁇ 1:6>.
- the plurality of delay adjustment parts 2244 ⁇ 1:6> are configured to receive the delay locked clock DLLCLK through a delay input terminal LIDCON_IND, to output the pre-feedback clock PFB_CLK through a delay output terminal LDCON_OUTD, and to be connected between the delay input terminal LDCON_IND and the delay output terminal LDCON_OUTD in a chain manner to have preset fine delay amounts, wherein the application of the delay amounts is determined in response to bits of the delay control codes LDCON_CODE 1:6>.
- the delay control decoding part 2242 is configured to perform a decoding operation through a plurality of electrical control fuses EFUSE ⁇ 1:6> that operate in response to the delay replica adjustment signal VA_REPLICA, and to set the values of the delay control codes LDCON_CODE ⁇ 1:6>. Furthermore, the operation of the delay control decoding part 2242 is on/off controlled according to the activation or deactivation of the delay replica adjustment signal VA_REPLICA.
- connections of the electrical control fuses EFUSE ⁇ 1:6> are controllable by electrical control. That is, it indicates “Electrically Fuse option” and the fuses are mainly classified into anti-fuses, which are switched from an open state to a short state by electrical control, and E-fuses which are switched from a short state to an open state by electrical control. Since this is well-known in the art, a more detailed description thereof will be omitted.
- the fact that the operation of the delay control decoding part 2242 is on/off controlled in response to the delay replica adjustment enable signal EN_VA_REPLICA and the delay control decoding part 2242 sets the values of the delay control codes LDCON_CODE ⁇ 1:6> using the plurality of electrical control fuses EFUSE ⁇ 1:6> represents that when the values of the delay control codes LDCON_CODE ⁇ 1:6> are set by the electrical control fuses EFUSE ⁇ 1:6> in an activation period of the delay replica adjustment enable signal EN_VA_REPLICA, the values of the delay control codes LDCON_CODE ⁇ 1:6> are substantially maintained as is without a change even in a deactivation period of the delay replica adjustment enable signal EN_VA_REPLICA.
- a scheme by which the values of the delay control codes LDCON_CODE ⁇ 1:6> are set according to the value of the delay replica adjustment signal VA_REPLICA may refer to Table 1 and Table 2 above. That is, the value of the delay replica adjustment signal VA_REPLICA is increased, resulting in an increase in the number of delay adjustment parts, delay amounts of which are to be applied, among the plurality of delay adjustment parts 2244 ⁇ 1:6>. Meanwhile, the value of the delay replica adjustment signal VA_REPLICA is decreased, resulting in a decrease in the number of delay adjustment parts, delay amounts of which are to be applied, among the plurality of delay adjustment parts 2244 ⁇ 1:6>.
- the plurality of delay adjustment parts 2244 ⁇ 1:6> illustrated in FIG. 3 are configured to be activated when the delay control codes LDCON_CODE ⁇ 1:6> corresponding to respective delay adjustment parts are “1,” to apply their delay amounts to an input signal, and to output a delayed signal, and to be deactivated when the delay control codes LDCON_CODE ⁇ 1:6> corresponding to the respective delay adjustment parts are “0,” and to bypass an input signal without applying their delay amounts. Since the configuration of such a delay circuit is well-known in the art, a more detailed description will be omitted.
- the operation for detecting a phase difference between the delay locked clock DLLCLK and the feedback clock FB_CLK and adjusting the delay amount of the delay replica modeling circuit is performed in the delay locked loop (DLL) circuit, so that it is possible for the delay locked loop (DLL) circuit to adjust clock-related specifications by itself.
- DLL delay locked loop
- clock-related specifications are adjustable in the semiconductor device, so that it is possible to minimize a time required for a test.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Dram (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
- The present application claims priority of Korean Patent Application No. 10-2012-0094357, filed on Aug. 28, 2012, which is incorporated herein by reference in its entirety.
- 1. Field
- Exemplary embodiments of the present invention relate to a semiconductor design technology, particularly, to a delay locked loop circuit of a semiconductor device, and more particularly, to a delay locked loop circuit capable of adjusting clock-related specifications at a package level by itself.
- 2. Description of the Related Art
- A synchronous semiconductor device, such as a double data rate synchronous DRAM (DDR SDRAM), transmits data to external devices using an internal clock synchronized with an external clock inputted from an external device such as a memory controller CTRL.
- In order to stably transmit data between a memory and a memory controller a temporal synchronization between an external clock applied from the memory controller and data outputted from the memory is very important.
- The memory outputs data in synchronization with an internal dock. The internal clock is synchronized with the external clock when it is initially applied to the memory, but the internal clock is delayed while passing through elements in the memory. Thus, the data is outputted to an exterior of the memory in a state in which it is not synchronized with the external clock.
- In order to stably transmit data outputted from the memory, the internal clock, which has been delayed while passing through the elements in the memory for transmitting the data, should exactly match with the edge or center of the external clock applied from the memory controller. To this end, the internal clock should be synchronized with the external clock by reversely compensating for time for loading data on a bus.
- A clock synchronization circuit for playing such a role includes a phase locked loop (PLL) circuit and a delay locked loop (DLL) circuit.
- When frequencies of the external clock and the internal, clock are different from each other, the phase locked loop (PLL) circuit is mainly used because a frequency multiplication function is needed. Meanwhile, when the frequencies of the external clock and the internal clock are substantially equal to each other, the delay locked loop (DLL) circuit is mainly used because it is not greatly affected by noise and may be implemented in a relatively small area, as compared with the phase locked loop (PLL) circuit.
- That is since semiconductor memory elements commonly use substantially the same frequency, the delay locked loop (DLL) circuit is mainly used as the clock synchronization circuit.
-
FIG. 1 is a block diagram illustrating a delay locked loop (DLL) circuit of a general semiconductor device. - Referring to
FIG. 1 , the delay locked loop (DLL) circuit of the general semiconductor device includes a clockinput buffering unit 10, a phase comparison unit 20, avariable delay unit 30, a delayreplica model unit 40, and a clockoutput buffering unit 50. The clockinput buffering unit 10 buffers an external clock EXT_CLK and generates an internal clock IN_CLK. The phase comparison unit 20 compares a phase of the internal clock IN_CLK with a phase of a feedback clock FB_CLK to generate a phase detection signal LOCK_DET according to a comparison result. Thevariable delay unit 30 delays the internal clock IN_CLK by a variable delay amount in response to the phase detection signal LOCK_DET, and outputs a delay locked clock DLLCLK. The delayreplica model unit 40 delays the delay locked clock DLLCLK by a delay amount obtained by modeling a delay path of the internal clock IN_CLK in an internal circuit, and outputs the feedback clock FB_CLK. The clockoutput buffering unit 50 buffers the delay locked clock DLLCLK and outputs a data strobe signal DQS. - Meanwhile, a parameter indicating a time difference between the external clock EXT_CLK and the data strobe signal DQS includes a parameter ‘tDQSCCK’. The most basic operation object of the delay locked loop (DLL) circuit is to synchronize data outputted from the semiconductor device with the external clock EXT_CLK by allowing the value of the parameter “tDQSCK” to be approximate to ‘0’ if possible.
- In order to allow the value of the parameter ‘tDQSCK’ to be approximate to ‘0’ if possible, the most important factor is to model the delay amount, which is modeled by the delay
replica model unit 40, to be approximate to an actual delay amount. That is, since the delay amount modeled by the delayreplica model unit 40 is very large and has the most significant influence on a result of the delay locked loop (DLL) circuit, there should be no difference between the size of a delay amount modeled by the delayreplica model unit 40 and corresponding to the delay path of the internal clock IN_CLK in the internal circuit and the size of an actual delay amount by which the internal clock IN_CLK is delayed in the internal circuit, in order to allow the value of the parameter ‘tDQSCK’ to be approximate to ‘0’ if possible. - However, since the delay
replica model unit 40 simply models the delay amount corresponding to the delay path of the internal clock IN_CLK in the internal circuit, it is not possible to remove a difference between the size of the delay amount corresponding to the delay path of the internal clock IN_CLK in the internal circuit and the size of the actual delay amount during an actual operation. Particularly, when the delay amount of the delayreplica model unit 40 is determined once in a design process, the determined delay amount is simultaneously applied to numerous semiconductor devices in mass production. Although the delay amount of the delayreplica model unit 40 is exactly determined in a design process, there is a difference in the delay amount of the delayreplica model unit 40, which is applied to respective semiconductor devices, due to various peripheral factors in mass production. - In order to solve such problems, in the conventional art, there has been used a method in which a fuse option and the like capable of adjusting the delay amount are put into the delay
replica model unit 40, and the fuse option of the delayreplica model unit 40 is adjusted for respective semiconductor devices through a ‘tDQSCK’ test in a process of performing a test operation for produced semiconductor devices, so that the delay amount of the delayreplica model unit 40 is adjusted. - However, in the conventional method, much time is required for performing the test. That is, in the conventional method, since it is necessary to detect ‘tDQSCK’ values for the respective semiconductor devices and to adjust the fuse option of the delay
replica model unit 40 included in the respective semiconductor devices based on the detected values, much time is required for performing the test. - An exemplary embodiment includes is directed to a delay locked loop circuit capable of adjusting clock-related specifications at a package level.
- In accordance with an exemplary embodiment, a semiconductor device includes: a delay locked loop unit configured to compare a phase of an internal clock with a phase of a feedback clock to delay the internal clock by a delay amount corresponding to a comparison result, and to output a delay locked clock, a delay replica modeling unit configured to output the feedback clock by reflecting a transfer delay amount of the internal clock used in an internal circuit into the delay locked clock, and to adjust the transfer delay amount in response to a delay replica adjustment signal, and a delay replica adjustment signal generation unit configured to compare the phase of the feedback clock with a phase of the delay locked clock, and to set a value of the delay replica adjustment signal in response to a comparison result.
- In accordance with another exemplary embodiment, a semiconductor device includes: a delay locked loop unit configured to delay an internal clock by a delay amount based on a phase difference between the internal clock and a feedback clock, and output a delay locked clock, a delay replica modeling unit configured to generate the feedback clock based on the delay locked clock and a transfer delay amount that is based on a phase difference between the feedback dock and the delay locked clock, and a repeater unit configured to repeat the feedback dock and the delay locked clock inputted to the delay replica modeling unit.
- In accordance with still another exemplary embodiment, a method includes: comparing, via a delay locked loop unit, a phase of an internal clock with a phase of a feedback clock to generate a comparison result; delaying, via the delay locked loop unit, the internal clock by a delay amount corresponding to the comparison result; outputting, via the delay locked loop unit, a delay locked clock; receiving, via a delay replica modeling unit, the delay locked clock; generating, via the delay replica modeling unit, the feedback clock based on a transfer delay amount of the internal clock; and adjusting, via the delay replica modeling unit, the transfer delay amount based on a delay replica adjustment signal; and comparing, via a delay replica adjustment signal generation unit, the phase of the feedback clock with a phase of the delay locked clock; setting, via the delay replica adjustment signal generation unit, a value of the delay replica adjustment signal based on the comparison; and outputting, via the delay replica adjustment signal generation unit, the delay replica adjustment signal to the delay replica modeling unit.
- According to an exemplary embodiment, an operation for detecting a phase difference between the delay locked clock DLLCLK and the feedback clock FB_CLK and adjusting the delay amount of the delay replica modeling circuit is performed in the delay locked loop (DLL) circuit, so that it is possible for the delay locked loop (DLL) circuit to adjust clock-related specifications by itself.
- Consequently, even after a semiconductor device is packaged, clock-related specifications are adjustable in the semiconductor device, so that it is possible to minimize a time required for a test.
-
FIG. 1 is a block diagram illustrating a delay locked loop (DLL) circuit of a conventional semiconductor device. -
FIG. 2 is a block diagram illustrating a delay locked loop (DLL) circuit in accordance with an exemplary embodiment. -
FIG. 3 is a detailed block diagram illustrating a delay replica adjustment signal generation unit and a variable delay replica modeling unit of elements of a delay locked loop (DLL) circuit in accordance with an exemplary embodiment illustrated inFIG. 2 . - Exemplary embodiments will be described below in more detail with reference to the accompanying drawings. The present invention may, however, be embodied in different forms and should not be construed as limited to the exemplary embodiments set forth herein. Rather, these exemplary embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present invention to those skilled in the art. Throughout the disclosure, like reference numerals refer to like parts throughout the various figures and exemplary embodiments.
-
FIG. 2 is a block diagram illustrating a delay locked loop (DLL) circuit in accordance with an exemplary embodiment. - Referring to
FIG. 2 , the delay locked loop (DLL) circuit, in accordance an exemplary embodiment, includes a delay lockedloop unit 200, a delayreplica modeling unit 220, and a delay replica adjustmentsignal generation unit 240. The delay lockedloop unit 200 is configured to compare a phase of an internal clock IN_CLK with a phase of a feedback clock FB_CLK to delay the internal clock IN_CLK by a delay amount corresponding to a comparison result, and to output a delay locked clock DLLCLK. The delayreplica modeling unit 220 is configured to output the feedback clock FB_CLK by reflecting a transfer delay amount (tVREF+tFREF) of the internal clock IN_CLK used in an internal circuit into the delay locked clock DLLCLK, and to adjust the transfer delay amount (tVREF+tFREF) in response to a delay replica adjustment signal VA_REPLICA. The delay replica adjustmentsignal generation unit 240 is configured to compare the phase of the feedback clock FB_CLK with a phase of the delay locked clock DLLCLK, and to set a value of the delay replica adjustment signal VA REPLICA in response to a comparison result. - The delay
replica modeling unit 220 includes a variable delayreplica modeling section 224 and a fixed delayreplica modeling section 222. The variable delayreplica modeling section 224 is configured to delay the delay locked clock DLLCLK by a first delay amount tVREF changed in response to the delay replica adjustment signal VA_REPLICA, and to output a pre-feedback clock PFB_CLK. The fixed delayreplica modeling section 222 is configured to delay the pre-feedback clock PFB_CLK by a second delay amount tFREF and to output the feedback clock FB_CLK. That is, the first delay amount tVREF of the variable delayreplica modeling section 224 may be adjusted in response to the value of the delay replica adjustment signal VA REPLICA, while the value of the second delay amount tFREF is not changed later since the value of the second delay amount tFREF of the fixed delayreplica modeling section 222 is determined in a design thereof. - The delay locked
loop unit 200 includes aninput buffering unit 201, aphase comparison unit 202, avariable delay section 203, and anoutput buffering section 205. Theinput buffering unit 201 is configured to buffer an external clock EXT_CLK and output the internal clock IN_CLK. Thephase comparison unit 202 is configured to compare the phase of the internal clock IN_CLK with the phase of the feedback clock FB_CLK to output a phase detection signal LOCK_DET. Thevariable delay section 203 is configured to delay the internal clock IN_CLK by a delay amount tVADLY changed in response to the phase detection signal LOCK_DET, and to output the delay locked clock DLLCLK. Theoutput buffering section 205 is configured to buffer the delay locked clock DLLCLK and output the delay locked dock DLLCLK to an exterior as a data strobe signal DQS. - The delay locked loop (DLL) circuit in accordance with an exemplary further includes a
transfer buffering unit 270 configured to have a size substantially equal to that of theoutput buffering section 205 included in the delay lockedloop unit 200, to buffer the delay locked clock DLLCLK, and to transfer the buffered clock to the delay replica adjustmentsignal generation unit 240. Thetransfer buffering unit 270 is an element for transferring a clock BTE_DLLCLK to the delay replica adjustmentsignal generation unit 240, wherein the clock BTE_DLLCLK substantially equal to the data strobe signal DQS obtained by buffering the delay locked clock DLLCLK by theoutput buffering section 205. That is, thetransfer buffering unit 270 may be a dummy element obtained by modeling theoutput buffering section 205. - The delay locked loop (DLL) circuit in accordance with the embodiment of the present invention selectively includes one or more of the following clock
transfer control units - First, a description will be provided for a configuration in which the delay locked loop (DLL) circuit in accordance with an exemplary embodiment further includes the clock
transfer control units 250A and 2604. The delay locked loop (DLL) circuit includes the first clocktransfer control unit 250A and the second clocktransfer control unit 260A. The first clocktransfer control unit 250A is configured to be provided between the delayreplica modeling unit 220 and the delay replica adjustmentsignal generation unit 240, and to on/off control the transfer of the feedback clock FB_CLK in response to a delay replica adjustment enable signal EN_VA_REPLICA. The second docktransfer control unit 260A is configured to be provided between the delay lockedloop unit 200 and the delay replica adjustmentsignal generation unit 240, and to on/off control the transfer of the delay locked clock DLLCLK in response to the delay replica adjustment enable signal EN_VA_REPLICA. That is, the clocktransfer control units signal generation unit 240, in response to the delay replica adjustment enable signal EN_VA_REPLICA. Consequently, in a period in which the delay replica adjustment enable signal EN_VA_REPLICA is deactivated, it is possible to obtain an effect as if the delay replica adjustmentsignal generation unit 240 does not exist. - Of course, since the operation of the delay replica adjustment
signal generation unit 240 is also on/off controlled according to the activation or deactivation of the delay replica adjustment enable signal EN_VA_REPLICA and performs no operations in the period in which the delay replica adjustment enable signal EN VA REPLICA is deactivated, the delay replica adjustmentsignal generation unit 240 does not have an influence on an entire operation although the clocktransfer control units transfer control units transfer control units - Furthermore, in
FIG. 2 , the delay locked clock DLLCLK is transferred to thetransfer buffering unit 270 through the second clocktransfer control unit 260A as the clock TE_DLLCLK, and thetransfer buffering unit 270 buffers the transferred clock TE_DLLCLK and transfers the buffered clock to the delayreplica adjustment signal 10generation unit 240 as the clock BTE_. - In an exemplary embodiment, the delay locked loop (DLL) circuit in further includes first repeater 2508 and
second repeater 2608. Thefirst repeater 250B is configured to be provided between the delayreplica modeling unit 220 and the delay replica adjustmentsignal generation unit 240, and to repeat the transfer of the feedback clock FB_CLK. Thesecond repeater 2608 is configured to be provided between the delay lockedloop unit 200 and the delay replica adjustmentsignal generation unit 240 and to repeat the transfer of the delay locked clock DLLCLK. That is, when considering the fact that the delay locked clock DLLCLK and the feedback clock FB_CLK are connected to thephase comparison section 202 and the delayreplica modeling unit 220 in a parallel manner and are inputted to the delay replica adjustmentsignal generation unit 240, the first repeater 2508 and thesecond repeater 2608 are elements for substantially preventing the delay locked clock DLLCLK and the feedback dock FB_CLK from affecting the operations of thephase comparison unit signal generation unit 240. - That is, when clock signals with a high frequency, such as the delay locked clock DLLCLK and the feedback clock FB_CLK, are connected in a parallel manner as illustrated in
FIG. 2 , since noise or jitter generated by the parallel connection may have a significant influence on the operations of theelements repeaters 250B and 260B are elements for substantially preventing the noise or the jitter. - Furthermore, in
FIG. 2 , when the delay replica adjustment enable signal EN_VA_REPLICA is applied to the clocktransfer control units repeaters 250B and 260B, it is indicated by dotted lines. This is for indicating a difference when the delay replica adjustment enable signal EN_VA_REPLICA is inputted to the clocktransfer control units repeaters 250B and 260B. In the aforementioned description, a case, in which one element of the clocktransfer control units repeaters 250B and 260B are included, has been separately described. However, in an exemplary embodiment in both the docktransfer control units first repeater 250B and the second repeater 260B. Furthermore, the name of the signal is changed whenever the signal passes through the clocktransfer control units transfer buffering unit 270, i.e., DLLCLK→TE_DLLCLK→BTE_DLLCLK, FB_CLK→TE_FB_DLLCLK. This is only for distinguishing signals passing through theelements - In the configuration of the delay locked loop (DLL) circuit, in accordance with an exemplary embodiment, an activation period of the delay replica adjustment enable signal EN_VA_REPLICA, which is used in order to control the operations of the delay replica adjustment
signal generation unit 240, the clocktransfer control units replica modeling section 224, may be defined through a scheme in which an activation period is preset in the semiconductor device such as a memory register set (MRS). - That is, the delay locked loop (DLL) circuit, in accordance with an exemplary embodiment, is able to adjust to the delay amount of the delay
replica modeling unit 220 without receiving a signal from an exterior. -
FIG. 3 is a detailed block diagram illustrating the delay replica adjustmentsignal generation unit 240 and the variable delayreplica modeling unit 220 of the elements of the delay locked loop (DLL) circuit accordance with an exemplary embodiment of the present invention illustrated inFIG. 2 . - Referring to
FIG. 3 , the delay replica adjustmentsignal generation unit 240 includes aphase detection section 242 and a delay replica adjustmentsignal output section 244. Thephase detection section 242 is configured to receive the delay locked clock DLLCLK as a sampling clock, to receive the feedback clock FB_CLK as a target clock, and to output a plurality of detection signals EARLY1, EARLY2, FINE, LATE1, and LATE2 by detecting a phase difference between the two clocks. The delay replica adjustmentsignal output section 244 is configured to output the delay replica adjustment signal VA_REPLICA having a value which is adjusted in response to output the detection signals EARLY1, EARLY2, FINE, LATE1, and LATE2. - The fact that the delay locked clock DLLCLK applied to the
phase detection section 242 serves as the sampling clock and the feedback clock FB_CLK applied to thephase detection section 242 serves as the target clock represents that the logic level value of the feedback clock FB_CLK is detected at a preset edge of the delay locked clock DLLCLK while locking the phase of the feedback clock FB_CLK and adjusting the phase of the delay locked clock DLLCLK. At this time, the preset edge may be a rising edge or a falling edge. In the aforementioned description, the delay locked clock DLLCLK serves as the sampling clock and the feedback clock FB_CLK serves as the target clock. However, this may be changed by a designer. That is, the delay locked clock DLLCLK may serve as the target clock and the feedback clock FB_CLK may serve as the sampling clock. - The
phase detection section 242 includes firstfine delay parts 2422A and 24228, secondfine delay parts 2424A and 24248,first detection parts 2426A and 24268, asecond detection part 2427, andthird detection parts fine delay parts 2422A and 24228 are configured to finely delay the delay locked clock DLLCLK by the preset number of times step by step, and to generate a plurality of first fine delay clocks LDLY_DLLCLK1 and LDLY_DLLCLK2. The secondfine delay parts 2424A and 24248 are configured to finely delay the feedback clock FB_CLK by the preset number of times step by step, and to generate a plurality of second fine delay clocks LDLY_DLLCLK1 and LDLY_DLLCLK2. Thefirst detection parts 2426A and 24268 are configured to detect the logic level of the feedback dock FB_CLK at the preset edges of the plurality of first fine delay clocks LDLY_DLLCLK1 and LDLY_DLLCLK2, and to generate a plurality of first detection signals EARLY1 and EARLY2. Thesecond detection part 2427 is configured to detect the logic level of the feedback clock. FB_CLK at the preset edge of the delay locked clock DLLCLK, and to generate a second detection signal FINE. Thethird detection parts 2428A and 24288 are configured to detect the logic levels of the plurality of second fine delay clocks LDLY_FBCLK1 and LDLY_FBCLK2 at the preset edge of the delay locked clock DLLCLK, and to generate a plurality of third detection signals LATE1 and LATE2. - The first
fine delay parts fine delay part 2422A configured to delay the delay locked clock DLLCLK by a first fine delay amount, and to output a primary first fine delay clock LDLY_DLLCLK1, and a secondary firstfine delay part 2422B configured to delay the delay locked clock DLLCLK by a second fine delay amount, and to output a secondary first fine delay clock LDLY_DLLCLK2. The size of the second fine delay amount of the secondary firstfine delay part 2422B is about twice as large as that of the first fine delay amount of the primary firstfine delay part 2422A. In an exemplary embodiment of the present invention, the firstfine delay parts fine delay parts fine delay parts fine delay parts - Similarly, the second
fine delay parts 2424A and 24245 include a primary secondfine delay part 2424A configured to delay the feedback clock FB_CLK by a first fine delay amount, and to output a primary second fine delay clock LDLY_FBCLK1, and a secondary secondfine delay part 2424B configured to delay the feedback clock FB_CLK by a second fine delay amount, and to output a secondary second fine delay clock LDLY_FBCLK2. The size of the first fine delay amount of the primary secondfine delay part 2424A is substantially equal to the size of the first fine delay amount of the primary firstfine delay part 2422A, and the size of the second fine delay amount of the secondary secondfine delay part 2424B is substantially equal to the size of the second fine delay amount of the secondary firstfine delay part 2422B. Accordingly, the secondfine delay parts fine delay parts 2424A and 24245 include three or more elements, an interval among the sizes of the delay amounts of the elements may be adjusted by a designer. For example, the interval among the sizes of the delay amounts of the secondfine delay parts 2424A and 24246 is set to be substantially equal to the interval among the sizes of the delay amounts of the firstfine delay parts - The
first detection parts 2426A and 24266 are configured to detect whether the feedback clock FB_CLK has a logic ‘high’ level or a logic ‘low’ level at preset edges of the plurality of first fine delay docks LDLY_DLLCLK1 and LDLY_DLLCLK2, and to determine the logic levels of the plurality of first detection signals EARLY1 and EARLY2. At this time, the number of elements included in thefirst detection parts 2426A and 24266 is determined corresponding to the number of elements included in the firstfine delay parts FIG. 3 , when the first fine delay parts delay the delay locked clock DLLCLK at three stages to generate three first fine delay clocks, the first detection parts also determine the logic level of the feedback clock FB_CLK at preset edges of the three first fine delay clocks, and generate three first detection signals. - Similarly, the
third detection parts 2428A and 24286 are configured to detect whether the delay locked clock DLLCLK has a logic “high” level or a logic “low” level at preset edges of the plurality of second fine delay clocks LDLY_FBCLK1 and LDLY_FBCLK2, and to determine the logic levels of the plurality of third detection signals LATE1 and LATE2. At this time, the number of elements included in thethird detection parts 2428A and 24286 is determined corresponding to the number of elements included in the secondfine delay parts 2424A and 24245. That is, differently fromFIG. 3 , when the second fine delay parts delay the feedback clock FB_CLK at three stages to generate three second fine delay clocks, the third detection parts also determine the logic level of the delay locked clock DLLCLK at preset edges of the three second fine delay clocks, and generate three second detection signals. - The
second detection part 2427 is configured to detect whether the feedback dock FB_CLK has a logic “high” level or a logic “low” level at a preset edge of the delay locked clock DLLCLK, and to determine the logic level of the second detection signal FINE. - In brief, a result obtained by comparing the phase of the feedback clock FB_CLK with the phase of the delay locked clock DLLCLK is reflected in the second detection signal FINE outputted from the
second detection part 2427, so that it is possible to determine whether the delay locked clock DLLCLK has a phase earlier than that of the feedback clock FB_CLK based on the logic level of the second detection signal FINE. That is, when the second detection signal FINE has a logic “high” level and the phase of the feedback clock FB_CLK is earlier than that of the delay locked clock DLLCLK, it has only to check the logic levels of the third detection signals LATE1 and LATE2 regardless of the logic levels of the first detection signals EARLY1 and EARLY2. Meanwhile, when the second detection signal FINE has a logic “low” level and the phase of the feedback clock. FB_CLK is delayed as compared with the delay locked clock DLLCLK, it has only to check the logic levels of the first detection signals EARLY1 and EARLY2 regardless of the logic levels of the third detection signals LATE1 and LATE2. - Consequently, the delay replica adjustment
signal output section 244 further increases the value of the delay replica adjustment signal VA_REPLICA according to an increase in the number of signals activated to a logic “high” level of the plurality of the first detection signals EARLY1 and EARLY2 in the state in which the second detection signal FINE has been deactivated to a logic “low” level, and further decreases the value of the delay replica adjustment signal VA_REPLICA according to an increase in the number of signals deactivated to a logic ‘low’ level of the plurality of the third detection signals LATE1 and LATE2 in the state in which the second detection signal FINE has been activated to a logic “high” level. - Furthermore, increasing or decreasing the value of the delay replica adjustment signal VA_REPLICA represents that the delay replica adjustment signal VA_REPLICA includes a plurality of bits. That is, the delay replica adjustment signal VA_REPLICA may be obtained by ply combining the first detection signals EARLY1 and EARLY2, the second detection signal FINE, and the third detection signals LATE1 and LATE2 with one another, or obtained by encoding and compressing the first detection signals EARLY1 and EARLY2, the second detection signal FINE, and the third detection signals LATE1 and LATE2.
- For example, when the delay replica adjustment signal VA_REPLICA is obtained by simply combining the first detection signals EARLY1 and EARLY2, the second detection signal FINE, and the third detection signals LATE1 and LATE2 with one another, it is expressed by Table 1 below. That is, as the number of bits at a logic “high” level of a plurality of bits included in the delay replica adjustment signal VA_REPLICA is large, the value of the delay replica adjustment signal VA_REPLICA is small. Meanwhile, as the number of bits at a logic “low” level of the plurality of bits included in the delay replica adjustment signal VA_REPLICA is large, the value of the delay replica adjustment signal VA_REPLICA is large,
-
TABLE 1 EAR- EAR- LATE LATE LY1 LY2 FINE 1 2 E-FUSE OPTION L L L L L EFUSE<1> activation/ EFUSE<2:6> activation DLLCLK + tVREF<1> = PFB_CLK H L L L L EFUSE<1:2> activation/ EFUSE<3:6> activation DLLCLK + tVREF<1:2> = PFB_CLK H H L L L EFUSE<1:3> activation/ EFUSE<4:6> activation DLLCLK + tVREF<1:3> = PFB_CLK H H H L L EFUSE<1:4> activation/ EFUSE<5:6> activation DLLCLK + tVREF<1:4> = PFB_CLK H H H H L EFUSE<1:5> activation/ EFUSE<6> activation DLLCLK + tVREF<1:5> = PFB_CLK H H H H H EFUSE<1:6> activation DLLCLK + tVREF<1:6> = PFB_CLK - Similarly, when the delay replica adjustment signal VA_REPLICA is obtained by encoding and compressing the first detection signals EARLY1 and EARLY2, the second detection signal FINE, and the third detection signals LATE1 and LATE2, it is expressed by Table 2 below. That is, it is possible to determine whether the value of the delay replica adjustment signal VA_REPLICA is small or large according to the size of a binary represented by the plurality of bits included in the delay replica adjustment signal VA_REPLICA.
-
TABLE 2 Encoding EARLY1 EARLY2 FINE LATE1 LATE2 code E-FUSE OPTION L L L L L 001 EFUSE<1> activation/ EFUSE<2:6> activation DLLCLK + tVREF<1> = PFB_CLK H L L L L 010 EFUSE<1:2> activation/ EFUSE<3:6> activation DLLCLK + tVREF<1:2> = PFB_CLK H H L L L 011 EFUSE<1:3> activation/ EFUSE<4:6> activation DLLCLK + tVREF<1:3> = PFB_CLK H H H L L 100 EFUSE<1:4> activation/ EFUSE<5:6> activation DLLCLK + tVREF<1:4> = PFB_CLK H H H H L 101 EFUSE<1:5> activation/ EFUSE<6> activation DLLCLK + tVREF<1:5> = PFB_CLK H H H H H 110 EFUSE<1:6> activation DLLCLK + tVREF<1:6> = PFB_CLK - Among the elements of the delay locked loop (DLL) circuit, in accordance with an exemplary embodiment illustrated in
FIG. 2 , the variable delayreplica modeling section 224 includes a delaycontrol decoding part 2242 and a plurality ofdelay adjustment parts 2244<1:6>. The delaycontrol decoding part 2242 is configured to decode the delay replica adjustment signal VA_REPLICA and generate delay control codes LDCON_CODE<1:6>. The plurality ofdelay adjustment parts 2244<1:6> are configured to receive the delay locked clock DLLCLK through a delay input terminal LIDCON_IND, to output the pre-feedback clock PFB_CLK through a delay output terminal LDCON_OUTD, and to be connected between the delay input terminal LDCON_IND and the delay output terminal LDCON_OUTD in a chain manner to have preset fine delay amounts, wherein the application of the delay amounts is determined in response to bits of the delay control codes LDCON_CODE 1:6>. - The delay
control decoding part 2242 is configured to perform a decoding operation through a plurality of electrical control fuses EFUSE<1:6> that operate in response to the delay replica adjustment signal VA_REPLICA, and to set the values of the delay control codes LDCON_CODE<1:6>. Furthermore, the operation of the delaycontrol decoding part 2242 is on/off controlled according to the activation or deactivation of the delay replica adjustment signal VA_REPLICA. - Connections of the electrical control fuses EFUSE<1:6> are controllable by electrical control. That is, it indicates “Electrically Fuse option” and the fuses are mainly classified into anti-fuses, which are switched from an open state to a short state by electrical control, and E-fuses which are switched from a short state to an open state by electrical control. Since this is well-known in the art, a more detailed description thereof will be omitted.
- The fact that the operation of the delay
control decoding part 2242 is on/off controlled in response to the delay replica adjustment enable signal EN_VA_REPLICA and the delaycontrol decoding part 2242 sets the values of the delay control codes LDCON_CODE<1:6> using the plurality of electrical control fuses EFUSE<1:6> represents that when the values of the delay control codes LDCON_CODE<1:6> are set by the electrical control fuses EFUSE<1:6> in an activation period of the delay replica adjustment enable signal EN_VA_REPLICA, the values of the delay control codes LDCON_CODE<1:6> are substantially maintained as is without a change even in a deactivation period of the delay replica adjustment enable signal EN_VA_REPLICA. - A scheme by which the values of the delay control codes LDCON_CODE<1:6> are set according to the value of the delay replica adjustment signal VA_REPLICA, may refer to Table 1 and Table 2 above. That is, the value of the delay replica adjustment signal VA_REPLICA is increased, resulting in an increase in the number of delay adjustment parts, delay amounts of which are to be applied, among the plurality of
delay adjustment parts 2244<1:6>. Meanwhile, the value of the delay replica adjustment signal VA_REPLICA is decreased, resulting in a decrease in the number of delay adjustment parts, delay amounts of which are to be applied, among the plurality ofdelay adjustment parts 2244<1:6>. - Furthermore, the plurality of
delay adjustment parts 2244<1:6> illustrated inFIG. 3 are configured to be activated when the delay control codes LDCON_CODE<1:6> corresponding to respective delay adjustment parts are “1,” to apply their delay amounts to an input signal, and to output a delayed signal, and to be deactivated when the delay control codes LDCON_CODE<1:6> corresponding to the respective delay adjustment parts are “0,” and to bypass an input signal without applying their delay amounts. Since the configuration of such a delay circuit is well-known in the art, a more detailed description will be omitted. - As described above, when an exemplary embodiment is applied, the operation for detecting a phase difference between the delay locked clock DLLCLK and the feedback clock FB_CLK and adjusting the delay amount of the delay replica modeling circuit is performed in the delay locked loop (DLL) circuit, so that it is possible for the delay locked loop (DLL) circuit to adjust clock-related specifications by itself.
- Consequently, even after a semiconductor device is packaged, clock-related specifications are adjustable in the semiconductor device, so that it is possible to minimize a time required for a test.
- While the present invention has been described with respect to the specific embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention as defined in the following claims.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020120094357A KR101985457B1 (en) | 2012-08-28 | 2012-08-28 | Semiconductor device |
KR10-2012-0094357 | 2012-08-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140062553A1 true US20140062553A1 (en) | 2014-03-06 |
US8680904B1 US8680904B1 (en) | 2014-03-25 |
Family
ID=50186679
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/718,126 Active US8680904B1 (en) | 2012-08-28 | 2012-12-18 | Semiconductor device including delay locked loop circuit and method |
Country Status (2)
Country | Link |
---|---|
US (1) | US8680904B1 (en) |
KR (1) | KR101985457B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140132245A1 (en) * | 2012-11-13 | 2014-05-15 | Nvidia Corporation | High-resolution phase detector |
US9471091B2 (en) | 2012-11-28 | 2016-10-18 | Nvidia Corporation | Periodic synchronizer using a reduced timing margin to generate a speculative synchronized output signal that is either validated or recalled |
US9772670B2 (en) * | 2015-09-02 | 2017-09-26 | Via Alliance Semiconductor Co., Ltd. | Power-control devices |
US20180123601A1 (en) * | 2016-10-27 | 2018-05-03 | Samsung Electronics Co., Ltd. | Delay locked loop to cancel offset and memory device including the same |
CN113571118A (en) * | 2020-04-29 | 2021-10-29 | 瑞昱半导体股份有限公司 | Memory controller device and phase correction method |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20020055910A (en) | 2000-12-29 | 2002-07-10 | 윤종용 | Delay Locked Loop in Semiconductor Device |
KR100482736B1 (en) * | 2002-09-12 | 2005-04-14 | 주식회사 하이닉스반도체 | Delay model in delay locked loop and tunning method thereof |
KR100543202B1 (en) | 2003-10-31 | 2006-01-20 | 주식회사 하이닉스반도체 | Semiconductor device for regulating clock specification through controlling delay locked loop on package |
KR100640629B1 (en) * | 2005-01-12 | 2006-10-31 | 삼성전자주식회사 | Delay locked loop circuit of a synchronous semiconductor memory device and method of generating the information of loads connected to the data pin of the synchronous semiconductor memory device |
KR100713082B1 (en) * | 2005-03-02 | 2007-05-02 | 주식회사 하이닉스반도체 | Delay locked loop for controlling duty rate of clock |
KR100744069B1 (en) * | 2005-09-28 | 2007-07-30 | 주식회사 하이닉스반도체 | Delay cell of voltage controled delay line using digital and analog control |
KR101094932B1 (en) | 2009-07-01 | 2011-12-15 | 주식회사 하이닉스반도체 | Delay locked loop circuit |
KR20120044061A (en) | 2010-10-27 | 2012-05-07 | 에스케이하이닉스 주식회사 | Delay locked loop and integrated circuit including the same |
KR101194380B1 (en) * | 2011-04-21 | 2012-10-25 | 에스케이하이닉스 주식회사 | Delay control circuit and semiconductor memory device including the same |
US8547150B2 (en) * | 2012-01-19 | 2013-10-01 | Pukyong National University Industry—Academic Cooperation Foundation | Phase-locked loop with two negative feedback loops |
-
2012
- 2012-08-28 KR KR1020120094357A patent/KR101985457B1/en active IP Right Grant
- 2012-12-18 US US13/718,126 patent/US8680904B1/en active Active
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140132245A1 (en) * | 2012-11-13 | 2014-05-15 | Nvidia Corporation | High-resolution phase detector |
US9164134B2 (en) * | 2012-11-13 | 2015-10-20 | Nvidia Corporation | High-resolution phase detector |
US9471091B2 (en) | 2012-11-28 | 2016-10-18 | Nvidia Corporation | Periodic synchronizer using a reduced timing margin to generate a speculative synchronized output signal that is either validated or recalled |
US9772670B2 (en) * | 2015-09-02 | 2017-09-26 | Via Alliance Semiconductor Co., Ltd. | Power-control devices |
US20180123601A1 (en) * | 2016-10-27 | 2018-05-03 | Samsung Electronics Co., Ltd. | Delay locked loop to cancel offset and memory device including the same |
US10320398B2 (en) * | 2016-10-27 | 2019-06-11 | Samsung Electronics Co., Ltd. | Delay locked loop to cancel offset and memory device including the same |
US10530371B2 (en) | 2016-10-27 | 2020-01-07 | Samsung Electronics Co., Ltd. | Delay locked loop to cancel offset and memory device including the same |
CN113571118A (en) * | 2020-04-29 | 2021-10-29 | 瑞昱半导体股份有限公司 | Memory controller device and phase correction method |
US11302380B2 (en) * | 2020-04-29 | 2022-04-12 | Realtek Semiconductor Corporation | Memory controller device and phase calibration method |
Also Published As
Publication number | Publication date |
---|---|
US8680904B1 (en) | 2014-03-25 |
KR101985457B1 (en) | 2019-06-04 |
KR20140029584A (en) | 2014-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10290336B2 (en) | Methods and apparatuses including command delay adjustment circuit | |
JP4754191B2 (en) | Memory device including DLL | |
US9472255B2 (en) | Semiconductor device including a clock generating circuit for generating an internal signal having a coarse delay line, a fine delay line and a selector circuit | |
KR20070035947A (en) | Dll for increasing frequency of dram | |
US20070069773A1 (en) | Delay locked loop circuit | |
US8680904B1 (en) | Semiconductor device including delay locked loop circuit and method | |
US7076013B2 (en) | Clock synchronization device | |
KR100800472B1 (en) | Semiconductor memory device for stack package and read data skew control method thereof | |
US8736330B2 (en) | Data output circuit and data output method thereof | |
US8049544B2 (en) | Delay locked loop circuit | |
JP2005318507A (en) | Delay fixed loop circuit | |
US7605624B2 (en) | Delay locked loop (DLL) circuit for generating clock signal for memory device | |
US9373374B2 (en) | Semiconductor apparatus capable of self-tuning a timing margin | |
US8169842B2 (en) | Skew detector and semiconductor memory device using the same | |
TWI536741B (en) | Delay locked loop and integrated circuit including the same | |
US8035431B2 (en) | Delay locked loop and delay locking method having burst tracking scheme | |
US8379784B2 (en) | Semiconductor memory device | |
KR100915808B1 (en) | Delay Circuit And Delay Method of Delay Locked Loop Circuit | |
US7902889B2 (en) | Delay locked loop | |
KR20120109196A (en) | Delay locked loop and semiconductor device including the same | |
KR20100130380A (en) | Delay locked loop circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SK HYNIX INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHIM, SEOK-BO;REEL/FRAME:029489/0856 Effective date: 20121213 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |