US20140028380A1 - Preventing interference between microcontroller components - Google Patents
Preventing interference between microcontroller components Download PDFInfo
- Publication number
- US20140028380A1 US20140028380A1 US13/597,939 US201213597939A US2014028380A1 US 20140028380 A1 US20140028380 A1 US 20140028380A1 US 201213597939 A US201213597939 A US 201213597939A US 2014028380 A1 US2014028380 A1 US 2014028380A1
- Authority
- US
- United States
- Prior art keywords
- signal
- circuit module
- module
- circuit
- control circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0624—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by synchronisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
Definitions
- This disclosure relates generally to electronics and more particularly to microcontrollers.
- microcontroller chips face a variety of challenges. Several of these challenges include chip layout, size, power, and interference. Minimizing chip size can improve production yield but requires components to be placed closer together. When components are placed near one another, one of the components can cause interference with other components. In addition, chip designers generally prefer to minimize power consumption of chips.
- a microcontroller includes first and second modules.
- the first module can operate in a mode that causes interference with operation of the second module.
- a control circuit on the first module and a control circuit on the second module coordinate operation of the first and second modules to prevent the interference from causing the second module to function incorrectly.
- Particular implementations can provide one or more of the following advantages: 1) the first and second modules do not cause interference with each other; 2) designers can locate the first and second modules more closely together than would have otherwise been practical in some conventional systems; 3) the microcontroller can save power by operating the modules in lower power modes; and 4) designers can use components that cause more interference, e.g., a more power-efficient component that causes more interference.
- FIG. 1 is an example of a microcontroller showing the relative placement of several components.
- FIG. 2 is an example timing diagram of system functionality.
- FIG. 3 is an example system showing connections between components.
- FIG. 4 is an example timing diagram of signals and functionality.
- FIG. 5 is an example flowchart showing a control method.
- FIG. 1 shows an example microcontroller 100 .
- the microcontroller includes a central processing unit (CPU) 101 , an analog to digital converter (ADC) 102 , and switching regulator module (SRM) 103 that are coupled together with a bus 104 .
- the ADC and SRM are separated by a distance 105 .
- the distance can be small, e.g., so that the ADC is susceptible to interference from operation of the SRM.
- the ADC converts analog information into digital information, e.g., so that the CPU can process it.
- the SRM regulates power or voltage signals to components in the chip.
- individual operation of any one component can generate electromagnetic interference. The effect of such interference can decrease as distance increases. Hence, components located close to each other risk interference while both components are simultaneously operational.
- the ADC conversion operation is sensitive to interference, and the switching regulator module generates interference.
- the ADC and the SRM are separated by a distance of 200 microns, or 400 microns, or 800 microns.
- FIG. 2 shows an example timing diagram 200 of system functionality for a microcontroller system including, for example, the microcontroller of FIG. 1 .
- a timeline 203 shows when events occur.
- the SRM 103 from FIG. 1 has two modes of operation, an “active” and a “static” mode.
- the SRM generates less interference while operating in static mode than in active mode.
- the SRM can have more than two modes of operation.
- the regulator modes line 201 of the timing diagram shows which of the two modes the SRM operates in during various times.
- the interference level line 202 shows whether the SRM generates high or low levels of interference.
- the SRM generates a voltage output 204 , e.g., by toggling a switch.
- the SRM maintains the voltage output between a maximum 205 and a minimum 206 .
- the SRM During the static mode of operation starting at time t1, the SRM generates a low amount of interference. However, during this time, the SRM cannot regulate the voltage output as effectively as it can during the active mode of operation. In this example, the voltage output decreases as a function of time when the SRM operates in static mode. The SRM can reduce the rate at which the voltage output decreases by releasing stored energy. The stored energy can be stored by a battery, capacitor, inductor, or various energy storage devices. At time t2, the SRM begins to operate in the active mode. Correspondingly, the SRM generates a high amount of interference, but the voltage output rises and stays within a regulated range.
- the SRM begins to operate in static mode again. It generates a low level of interference, but the voltage output falls. When the voltage output drops to the minimum level at t4, the SRM automatically switches back into the active mode.
- Various control circuitry can detect and force this change. If the ADC was performing a conversion operation starting at t3 while the SRM operated in static mode and the ADC was still in the process of performing the conversion operation at t4 when the SRM changed into active mode, the ADC's conversion result can be discarded, recalculated, or both. The ADC can alternatively stop the conversion process if the SRM switches back into the active mode during the conversion operation.
- FIG. 3 shows an example microcontroller system 300 .
- a regulator control logic block 301 is coupled to a switching regulator module (SRM) 302 .
- An ADC control logic block 303 is coupled to an ADC 304 .
- the ADC is configured to receive an analog signal on an analog input line 308 and to generate a digital output signal on a digital output line 309 .
- a device 307 reads the digital output signal on the digital output line.
- the device can be any component in the microcontroller or even a component external to the microcontroller.
- a timer module 306 is configured to send an event signal 310 to the regulator control logic.
- the timer module is shown for purposes of illustration, and a CPU or other component internal or external to the microcontroller can generate the event signal.
- the timer 306 can, in some cases, be the same component as the device 307 .
- An event routing module 305 routes signals, including the event signal 310 , the ready signal 311 , and the end signal 312 .
- the regulator control logic block 301 controls the switching regulator module to change between active mode and static mode, and it also sends and receives signals.
- the ADC control logic block 303 controls the ADC to perform the conversion operation, and it also sends and receives signals.
- the SRM operates in an active mode and generates substantial interference. Due to the physical proximity of the ADC module to the SRM, the interference generated by the SRM can cause the ADC to generate an incorrect digital output signal for the respective analog input signal. To prevent this, the system operates the ADC while the SRM is in a static mode. In some implementations, the ADC operates continuously, but the device 307 does not read the output of the ADC while the SRM is in active mode because either the ADC output may be incorrect or because the device 307 is also located close enough to the SRM that the read operation of the device will also be affected by interference.
- the event timer When the system does need to perform an ADC conversion, the event timer will send an event signal.
- the event routing module routes the event signal to the regulator control logic block 301 .
- the regulator control logic block 301 receives the event signal, it causes the SRM to operate in the static mode.
- the regulator control logic block 301 sends a ready signal through the event routing module 305 to the ADC control logic block 303 .
- the regulator control logic block 301 also causes the SRM to operate in the static mode while sending the ready signal.
- the ADC control logic When the ADC control logic receives the ready signal, it causes the ADC to perform the conversion operation.
- the ADC converts the analog input signal into a digital output signal, and the device 307 reads the digital output signal.
- the ADC control logic block will send an end signal through the event routing module to the regulator control logic block. In some implementations, the ADC control logic block waits until the device has read the digital output signal before sending the end signal.
- the regulator control logic block receives the end signal, it causes the SRM to operate in the active mode again.
- FIG. 4 shows an example timing diagram 400 of the signals and functionality of the system of FIG. 3 .
- the Regulator Voltage line 401 shows the relative voltage level of the voltage signal that the switching regulator module helps to control.
- the interference line 402 shows the relative amounts of interference when the SRM operates in active and static mode.
- the Timer: Event signal line 403 shows when the timer has sent the event signal.
- the Regulator Control Logic: Static mode line 404 shows a signal issued from the Regulator Control Logic to the SRM to cause the SRM to operate in static mode.
- the Regulator Control Logic: Ready Signal line 405 shows the ready signal sent by the regulator control logic through the event routing module to the ADC control logic.
- the ADC Performs the Operation line 406 shows when the ADC converts the analog input signal into a digital output signal.
- the ADC: End Signal line 407 shows when the ADC control logic sends out the end signal through the event routing module.
- the Regulator Control Logic: Active mode line 408 shows when the regulator control logic instructs the SRM to resume operating in active mode.
- Timeline 409 shows the time progression with reference times t1-t6.
- the SRM operates in static mode with a high amount of interference, and the ADC does not perform any operation.
- the timer generates an event signal.
- This event signal is shown for purposes of illustration as a digital high signal (a binary “1”) that is held for the duration of the process, but it can be any appropriate type of signal, for example a digitally low signal (a binary “0”), a pulse or a toggled signal.
- the event signal reaches the regulator control logic block and the regulator control logic block causes the SRM to switch from the active to the static mode.
- the corresponding interference level 402 from time t2 to time t3 decreases.
- the SRM has entered the static mode of operation, and the regulator control logic block sends the ready signal.
- the ADC control logic block receives the ready signal at time t4, it causes the ADC to perform the operation. The operation takes until time t5 to complete, during which time the ADC converts the analog input signal into a digital output signal.
- the device 307 reads the digital output signal as part of performing the operation occurring during static mode.
- the ADC control logic block When performing the operation completes at time t5, the ADC control logic block sends the end signal through the event routing module. When the end signal reaches the regulator control logic block at time t6, the regulator control logic block sends an internal signal 408 to the SRM to resume operation in active mode, and the interference level is once again high.
- FIG. 5 is a flow diagram of an example control method 500 performed by a control circuit for a switching regulator module (SRM).
- the control circuit can be the regulator control logic block 301 of FIG. 3 .
- the control circuit controls the SRM to operate in an active mode ( 501 ).
- the control circuit receives an event signal ( 502 ) and then, after receiving the event signal, controls the SRM to operate in a static mode ( 503 ).
- the control circuit then sends a ready signal through an event routing module to an ADC control logic block ( 504 ).
- the ADC control logic block causes an ADC to perform an operation to generate a digital output ( 505 ).
- a device optionally reads the digital output ( 506 ).
- the control circuit receives an end signal through the event routing module sent by the ADC control logic block ( 507 ).
- the control circuit then causes the SRM to operate in the active mode (return to 501 ).
- the individual components within the microcontroller may be different components, such as a digital to analog converter, an antenna, and an amplifier.
- One of the two components causing or receiving interference can reside external to the microcontroller.
- Certain features that are described in this specification in the context of separate examples can also be implemented in combination in a single implementation.
- various features that are described in the context of a single example can also be implemented in multiple implementations separately or in any suitable sub combination.
- features may be described above as acting in certain combinations and even initially claimed as such, one or more features from a claimed combination can, in some cases, be excised from the combination, and the claimed combination may be directed to a sub combination or variation of a sub combination.
Abstract
Description
- This application claims the benefit and priority of U.S. Provisional Application Ser. No. 61/676,605, filed Jul. 27, 2012, the entire contents of which are hereby incorporated by reference.
- This disclosure relates generally to electronics and more particularly to microcontrollers.
- Designers of microcontroller chips face a variety of challenges. Several of these challenges include chip layout, size, power, and interference. Minimizing chip size can improve production yield but requires components to be placed closer together. When components are placed near one another, one of the components can cause interference with other components. In addition, chip designers generally prefer to minimize power consumption of chips.
- A microcontroller includes first and second modules. The first module can operate in a mode that causes interference with operation of the second module. A control circuit on the first module and a control circuit on the second module coordinate operation of the first and second modules to prevent the interference from causing the second module to function incorrectly.
- Particular implementations can provide one or more of the following advantages: 1) the first and second modules do not cause interference with each other; 2) designers can locate the first and second modules more closely together than would have otherwise been practical in some conventional systems; 3) the microcontroller can save power by operating the modules in lower power modes; and 4) designers can use components that cause more interference, e.g., a more power-efficient component that causes more interference.
- The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.
-
FIG. 1 is an example of a microcontroller showing the relative placement of several components. -
FIG. 2 is an example timing diagram of system functionality. -
FIG. 3 is an example system showing connections between components. -
FIG. 4 is an example timing diagram of signals and functionality. -
FIG. 5 is an example flowchart showing a control method. - Like reference symbols in the various drawings indicate like elements.
-
FIG. 1 shows anexample microcontroller 100. The microcontroller includes a central processing unit (CPU) 101, an analog to digital converter (ADC) 102, and switching regulator module (SRM) 103 that are coupled together with abus 104. The ADC and SRM are separated by adistance 105. The distance can be small, e.g., so that the ADC is susceptible to interference from operation of the SRM. - The ADC converts analog information into digital information, e.g., so that the CPU can process it. The SRM regulates power or voltage signals to components in the chip. However, individual operation of any one component can generate electromagnetic interference. The effect of such interference can decrease as distance increases. Hence, components located close to each other risk interference while both components are simultaneously operational.
- Due to physical constraints, designers sometimes place components very close to one another, subjecting at least one component to interference from another. In this example, the ADC conversion operation is sensitive to interference, and the switching regulator module generates interference. In some implementations, the ADC and the SRM are separated by a distance of 200 microns, or 400 microns, or 800 microns.
-
FIG. 2 shows an example timing diagram 200 of system functionality for a microcontroller system including, for example, the microcontroller ofFIG. 1 . Atimeline 203 shows when events occur. In this example, the SRM 103 fromFIG. 1 has two modes of operation, an “active” and a “static” mode. The SRM generates less interference while operating in static mode than in active mode. In other examples, the SRM can have more than two modes of operation. Theregulator modes line 201 of the timing diagram shows which of the two modes the SRM operates in during various times. Theinterference level line 202 shows whether the SRM generates high or low levels of interference. The SRM generates avoltage output 204, e.g., by toggling a switch. The SRM maintains the voltage output between a maximum 205 and a minimum 206. - During the static mode of operation starting at time t1, the SRM generates a low amount of interference. However, during this time, the SRM cannot regulate the voltage output as effectively as it can during the active mode of operation. In this example, the voltage output decreases as a function of time when the SRM operates in static mode. The SRM can reduce the rate at which the voltage output decreases by releasing stored energy. The stored energy can be stored by a battery, capacitor, inductor, or various energy storage devices. At time t2, the SRM begins to operate in the active mode. Correspondingly, the SRM generates a high amount of interference, but the voltage output rises and stays within a regulated range.
- At time t3, the SRM begins to operate in static mode again. It generates a low level of interference, but the voltage output falls. When the voltage output drops to the minimum level at t4, the SRM automatically switches back into the active mode. Various control circuitry can detect and force this change. If the ADC was performing a conversion operation starting at t3 while the SRM operated in static mode and the ADC was still in the process of performing the conversion operation at t4 when the SRM changed into active mode, the ADC's conversion result can be discarded, recalculated, or both. The ADC can alternatively stop the conversion process if the SRM switches back into the active mode during the conversion operation.
-
FIG. 3 shows anexample microcontroller system 300. A regulatorcontrol logic block 301 is coupled to a switching regulator module (SRM) 302. An ADCcontrol logic block 303 is coupled to anADC 304. The ADC is configured to receive an analog signal on ananalog input line 308 and to generate a digital output signal on adigital output line 309. Adevice 307 reads the digital output signal on the digital output line. The device can be any component in the microcontroller or even a component external to the microcontroller. Atimer module 306 is configured to send anevent signal 310 to the regulator control logic. The timer module is shown for purposes of illustration, and a CPU or other component internal or external to the microcontroller can generate the event signal. Thetimer 306 can, in some cases, be the same component as thedevice 307. Anevent routing module 305 routes signals, including theevent signal 310, theready signal 311, and theend signal 312. - The regulator
control logic block 301 controls the switching regulator module to change between active mode and static mode, and it also sends and receives signals. The ADCcontrol logic block 303 controls the ADC to perform the conversion operation, and it also sends and receives signals. - At an initial point in operation, the SRM operates in an active mode and generates substantial interference. Due to the physical proximity of the ADC module to the SRM, the interference generated by the SRM can cause the ADC to generate an incorrect digital output signal for the respective analog input signal. To prevent this, the system operates the ADC while the SRM is in a static mode. In some implementations, the ADC operates continuously, but the
device 307 does not read the output of the ADC while the SRM is in active mode because either the ADC output may be incorrect or because thedevice 307 is also located close enough to the SRM that the read operation of the device will also be affected by interference. - When the system does need to perform an ADC conversion, the event timer will send an event signal. The event routing module routes the event signal to the regulator
control logic block 301. When the regulatorcontrol logic block 301 receives the event signal, it causes the SRM to operate in the static mode. After the SRM changes to the static mode, the regulatorcontrol logic block 301 sends a ready signal through theevent routing module 305 to the ADCcontrol logic block 303. In some implementations, the regulatorcontrol logic block 301 also causes the SRM to operate in the static mode while sending the ready signal. - When the ADC control logic receives the ready signal, it causes the ADC to perform the conversion operation. The ADC converts the analog input signal into a digital output signal, and the
device 307 reads the digital output signal. When the conversion process is done, the ADC control logic block will send an end signal through the event routing module to the regulator control logic block. In some implementations, the ADC control logic block waits until the device has read the digital output signal before sending the end signal. When the regulator control logic block receives the end signal, it causes the SRM to operate in the active mode again. -
FIG. 4 shows an example timing diagram 400 of the signals and functionality of the system ofFIG. 3 . TheRegulator Voltage line 401 shows the relative voltage level of the voltage signal that the switching regulator module helps to control. Theinterference line 402 shows the relative amounts of interference when the SRM operates in active and static mode. The Timer:Event signal line 403 shows when the timer has sent the event signal. The Regulator Control Logic:Static mode line 404 shows a signal issued from the Regulator Control Logic to the SRM to cause the SRM to operate in static mode. The Regulator Control Logic:Ready Signal line 405 shows the ready signal sent by the regulator control logic through the event routing module to the ADC control logic. The ADC Performs theOperation line 406 shows when the ADC converts the analog input signal into a digital output signal. The ADC:End Signal line 407 shows when the ADC control logic sends out the end signal through the event routing module. The Regulator Control Logic:Active mode line 408 shows when the regulator control logic instructs the SRM to resume operating in active mode.Timeline 409 shows the time progression with reference times t1-t6. - During initial operation before t1, the SRM operates in static mode with a high amount of interference, and the ADC does not perform any operation. At time t1, the timer generates an event signal. This event signal is shown for purposes of illustration as a digital high signal (a binary “1”) that is held for the duration of the process, but it can be any appropriate type of signal, for example a digitally low signal (a binary “0”), a pulse or a toggled signal.
- At time t2, the event signal reaches the regulator control logic block and the regulator control logic block causes the SRM to switch from the active to the static mode. The
corresponding interference level 402 from time t2 to time t3 decreases. At time t3, the SRM has entered the static mode of operation, and the regulator control logic block sends the ready signal. When the ADC control logic block receives the ready signal at time t4, it causes the ADC to perform the operation. The operation takes until time t5 to complete, during which time the ADC converts the analog input signal into a digital output signal. In some implementations, thedevice 307 reads the digital output signal as part of performing the operation occurring during static mode. When performing the operation completes at time t5, the ADC control logic block sends the end signal through the event routing module. When the end signal reaches the regulator control logic block at time t6, the regulator control logic block sends aninternal signal 408 to the SRM to resume operation in active mode, and the interference level is once again high. -
FIG. 5 is a flow diagram of anexample control method 500 performed by a control circuit for a switching regulator module (SRM). The control circuit can be the regulatorcontrol logic block 301 ofFIG. 3 . - The control circuit controls the SRM to operate in an active mode (501). The control circuit receives an event signal (502) and then, after receiving the event signal, controls the SRM to operate in a static mode (503). The control circuit then sends a ready signal through an event routing module to an ADC control logic block (504). The ADC control logic block causes an ADC to perform an operation to generate a digital output (505). A device optionally reads the digital output (506). When the ADC completes performing the operation, the control circuit receives an end signal through the event routing module sent by the ADC control logic block (507). The control circuit then causes the SRM to operate in the active mode (return to 501).
- While this document contains many specific implementation details, these should not be construed as limitations on the scope what may be claimed, but rather as descriptions of features that may be specific to particular examples. For example, the individual components within the microcontroller may be different components, such as a digital to analog converter, an antenna, and an amplifier. One of the two components causing or receiving interference can reside external to the microcontroller. Certain features that are described in this specification in the context of separate examples can also be implemented in combination in a single implementation. Conversely, various features that are described in the context of a single example can also be implemented in multiple implementations separately or in any suitable sub combination. Moreover, although features may be described above as acting in certain combinations and even initially claimed as such, one or more features from a claimed combination can, in some cases, be excised from the combination, and the claimed combination may be directed to a sub combination or variation of a sub combination.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/597,939 US8629796B1 (en) | 2012-07-27 | 2012-08-29 | Preventing interference between microcontroller components |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201261676605P | 2012-07-27 | 2012-07-27 | |
US13/597,939 US8629796B1 (en) | 2012-07-27 | 2012-08-29 | Preventing interference between microcontroller components |
Publications (2)
Publication Number | Publication Date |
---|---|
US8629796B1 US8629796B1 (en) | 2014-01-14 |
US20140028380A1 true US20140028380A1 (en) | 2014-01-30 |
Family
ID=49886077
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/597,939 Active US8629796B1 (en) | 2012-07-27 | 2012-08-29 | Preventing interference between microcontroller components |
Country Status (1)
Country | Link |
---|---|
US (1) | US8629796B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180238656A1 (en) * | 2017-02-23 | 2018-08-23 | Hunter's Manufacturing Company, Inc. D/B/A Tenpoint Crossbow Technologies | Combination crossbow stirrup and shooting rest mechanism |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9383807B2 (en) * | 2013-10-01 | 2016-07-05 | Atmel Corporation | Configuring power domains of a microcontroller system |
US11824550B2 (en) * | 2021-09-28 | 2023-11-21 | Texas Instruments Incorporated | Scheduling analog-to-digital conversions |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100364780B1 (en) * | 2000-05-03 | 2002-12-16 | 엘지전자 주식회사 | Normal circuit selecting device in communication system |
JP4963144B2 (en) * | 2000-06-22 | 2012-06-27 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit |
JP2009088818A (en) * | 2007-09-28 | 2009-04-23 | Rohm Co Ltd | Information communication terminal, wireless communication device, and wireless communication network |
TWI393000B (en) * | 2008-04-03 | 2013-04-11 | Chimei Innolux Corp | Power supply circuit |
-
2012
- 2012-08-29 US US13/597,939 patent/US8629796B1/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180238656A1 (en) * | 2017-02-23 | 2018-08-23 | Hunter's Manufacturing Company, Inc. D/B/A Tenpoint Crossbow Technologies | Combination crossbow stirrup and shooting rest mechanism |
Also Published As
Publication number | Publication date |
---|---|
US8629796B1 (en) | 2014-01-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8531851B2 (en) | Start-up circuit and method thereof | |
US6538497B2 (en) | On-chip power supply boost for voltage droop reduction | |
US9720434B2 (en) | Power gating in an electronic device | |
US7274227B2 (en) | Power-on reset circuit | |
CN104253477A (en) | Power supply switching circuit, electronic device, and control method of power supply switching circuit | |
US9735614B2 (en) | Supply-switching system | |
US20140229748A1 (en) | Apparatus and method for optimizing use of nvdc chargers | |
EP2947536B1 (en) | Voltage regulator and voltage regulating method and chip using the same | |
US10630078B2 (en) | Energy harvester power indicator and power management circuitry | |
US9190988B1 (en) | Power management system for integrated circuit | |
US9985778B2 (en) | Single wire system clock signal generation | |
US8629796B1 (en) | Preventing interference between microcontroller components | |
RU2013119646A (en) | ELECTRONIC CONTROL DEVICE AND METHOD FOR REDUCING ENERGY CONSUMPTION BY A HOUSEHOLD ELECTRICAL APPLIANCE IN STANDBY MODE | |
US20130307519A1 (en) | Switching circuit and electronic device using the same | |
US20140281630A1 (en) | Electronic device with two driving structures | |
CN203520222U (en) | LDO (low dropout regulator) | |
US20170155326A1 (en) | Selected-Parameter Adaptive Switching for Power Converters | |
US20140068292A1 (en) | Power switch system and method thereof | |
US10331159B2 (en) | Startup current limiters | |
US8704410B2 (en) | Semiconductor device | |
US7456525B2 (en) | Multi-output power supply device for power sequencing | |
US20080001591A1 (en) | Voltage regulator providing power from AC power source | |
KR20190002680A (en) | Voltage generating device and semiconductor chip | |
US8649237B2 (en) | Power-up signal generation circuit | |
TWI477958B (en) | Computing system,apparatus,processor and method for managing power in a computing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ATMEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ATMEL NANTES S.A.S.;REEL/FRAME:030181/0767 Effective date: 20130409 |
|
AS | Assignment |
Owner name: ATMEL NANTES S.A.S., FRANCE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JOUIN, SEBASTIEN;ODDOART, ROMAIN;DILY, MICKAEL LE;AND OTHERS;REEL/FRAME:031458/0489 Effective date: 20120829 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRATIVE AGENT, NEW YORK Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:031912/0173 Effective date: 20131206 Owner name: MORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRAT Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:031912/0173 Effective date: 20131206 |
|
AS | Assignment |
Owner name: ATMEL CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:038376/0001 Effective date: 20160404 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:041715/0747 Effective date: 20170208 Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT Free format text: SECURITY INTEREST;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:041715/0747 Effective date: 20170208 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:046426/0001 Effective date: 20180529 Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:046426/0001 Effective date: 20180529 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:047103/0206 Effective date: 20180914 Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES C Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:047103/0206 Effective date: 20180914 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, DELAWARE Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053311/0305 Effective date: 20200327 |
|
AS | Assignment |
Owner name: MICROSEMI CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROCHIP TECHNOLOGY INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053468/0705 Effective date: 20200529 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:055671/0612 Effective date: 20201217 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:057935/0474 Effective date: 20210528 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 |
|
AS | Assignment |
Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059262/0105 Effective date: 20220218 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 |