US20140017890A1 - Replacement Contacts for All-Around Contacts - Google Patents
Replacement Contacts for All-Around Contacts Download PDFInfo
- Publication number
- US20140017890A1 US20140017890A1 US13/547,142 US201213547142A US2014017890A1 US 20140017890 A1 US20140017890 A1 US 20140017890A1 US 201213547142 A US201213547142 A US 201213547142A US 2014017890 A1 US2014017890 A1 US 2014017890A1
- Authority
- US
- United States
- Prior art keywords
- source
- dielectric
- drain regions
- contacts
- patternable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims abstract description 65
- 229910052751 metal Inorganic materials 0.000 claims abstract description 21
- 239000002184 metal Substances 0.000 claims abstract description 21
- 239000002070 nanowire Substances 0.000 claims description 39
- 239000004065 semiconductor Substances 0.000 claims description 36
- 239000000463 material Substances 0.000 claims description 31
- 239000000758 substrate Substances 0.000 claims description 21
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 13
- 229910021389 graphene Inorganic materials 0.000 claims description 13
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 9
- 229910021332 silicide Inorganic materials 0.000 claims description 8
- 238000000137 annealing Methods 0.000 claims description 6
- 230000005669 field effect Effects 0.000 claims description 6
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 claims description 6
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 claims description 6
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 5
- 238000000151 deposition Methods 0.000 claims description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 4
- 239000003989 dielectric material Substances 0.000 claims description 4
- 229910052710 silicon Inorganic materials 0.000 claims description 4
- 239000010703 silicon Substances 0.000 claims description 4
- 239000010949 copper Substances 0.000 claims description 3
- 238000010894 electron beam technology Methods 0.000 claims description 3
- 150000003839 salts Chemical class 0.000 claims description 3
- 239000010936 titanium Substances 0.000 claims description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 2
- 229910052802 copper Inorganic materials 0.000 claims description 2
- 238000011049 filling Methods 0.000 claims description 2
- 238000005498 polishing Methods 0.000 claims description 2
- 238000004528 spin coating Methods 0.000 claims description 2
- 239000000126 substance Substances 0.000 claims description 2
- 229910052719 titanium Inorganic materials 0.000 claims description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 2
- 229910052721 tungsten Inorganic materials 0.000 claims description 2
- 239000010937 tungsten Substances 0.000 claims description 2
- 229910052757 nitrogen Inorganic materials 0.000 claims 2
- 238000001039 wet etching Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 28
- 238000012546 transfer Methods 0.000 description 8
- 230000015572 biosynthetic process Effects 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- HEMHJVSKTPXQMS-UHFFFAOYSA-M Sodium hydroxide Chemical compound [OH-].[Na+] HEMHJVSKTPXQMS-UHFFFAOYSA-M 0.000 description 6
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 5
- 239000010408 film Substances 0.000 description 5
- FAPWRFPIFSIZLT-UHFFFAOYSA-M Sodium chloride Chemical compound [Na+].[Cl-] FAPWRFPIFSIZLT-UHFFFAOYSA-M 0.000 description 4
- 239000010410 layer Substances 0.000 description 4
- 238000012512 characterization method Methods 0.000 description 3
- 239000011651 chromium Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 238000001020 plasma etching Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000004590 computer program Methods 0.000 description 2
- 238000001723 curing Methods 0.000 description 2
- 238000000609 electron-beam lithography Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000011780 sodium chloride Substances 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 229910018557 Si O Inorganic materials 0.000 description 1
- 238000003848 UV Light-Curing Methods 0.000 description 1
- 239000003513 alkali Substances 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000004132 cross linking Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- -1 e.g. Substances 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000002074 nanoribbon Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Inorganic materials [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y40/00—Manufacture or treatment of nanostructures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/413—Nanosized electrodes, e.g. nanowire electrodes comprising one or a plurality of nanowires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
Definitions
- the present invention relates to contact formation in electronic devices, and more particularly, to techniques for forming all-around contacts in electronic devices wherein the source and drain regions are displaced from a substrate surface, such as in the case of a nanowire field-effect transistor (FET) device.
- FET nanowire field-effect transistor
- Field effect transistors typically include a source region, a drain region and a channel region interconnecting the source region and the drain region.
- a gate regulates current flow through the channel.
- the channel region is made up of one or more nanowire channels.
- the gate line defines the channel region and the portion of the nanowire extending from the gate forms the device source or drain.
- Contacts to the source and drain are typically done by forming a silicide over the nanowire.
- both the gate length and the spacing between adjacent gates also referred to as pitch
- the contact length is limited to the spacing between gates.
- Current transfer from a semiconductor to the contact (as is the case from the nanowire source or drain to the silicide over the nanowire) can be characterized based on transfer length L T which is the distance over which most of the current transfers from the semiconductor into the contact (or vice-a-versa). See for example, D. K.
- the present invention provides techniques for forming all-around contacts in electronic devices wherein the source and drain regions are displaced from a substrate surface, such as in the case of a nanowire field-effect transistor (FET) device.
- FET nanowire field-effect transistor
- a method of forming contacts to source and drain regions in a FET device wherein the source and drain regions of the device are displaced from an underlying substrate is provided. The method includes the following steps. A patternable dielectric is deposited onto the device so as to surround each of the source and drain regions of the device.
- the patternable dielectric is exposed (e.g., by e-beam through an electronic mask layout stored in a computer's memory or by light through a physical mask that covers all but portions of the patternable dielectric that surround the source and drain regions of the device) to cross-link the portions of the patternable dielectric that surround the source and drain regions of the device, resulting in cross-linked portions of the patternable dielectric and uncross-linked portions of the patternable dielectric.
- the uncross-linked portions of the patternable dielectric are selectively removed relative to the cross-linked portions of the patternable dielectric, wherein the cross-linked portions of the patternable dielectric form dummy contacts that surround the source and drain regions of the device.
- a planarizing dielectric is deposited onto the device around the dummy contacts.
- the dummy contacts are selectively removed relative to the planarizing dielectric to form vias in the planarizing dielectric that surround the source and drain regions of the device.
- the vias are filled with at least one metal so as to form replacement contacts that surround the source and drain regions of the device.
- a FET device in another aspect of the invention, includes a substrate; a semiconductor material on the substrate; at least one gate on the substrate surrounding a portion of the semiconductor material that serves as a channel region of the device, wherein portions of the semiconductor material extending out from the gate serve as source and drain regions of the device, and wherein the source and drain regions of the device are displaced from the substrate; a planarizing dielectric on the device covering the gate and the semiconductor material; and contacts which extend through the planarizing dielectric and surround the source and drain regions of the device.
- FIG. 1 is a cross-sectional diagram illustrating an exemplary starting structure for the present source and drain contact formation process according to an embodiment of the present invention
- FIG. 2 is a top-down diagram illustrating the exemplary starting structure of FIG. 1 according to an embodiment of the present invention
- FIG. 3 is a cross-sectional diagram illustrating an optional silicide having been formed to source and drain regions of the device according to an embodiment of the present invention
- FIG. 4 is a top-down diagram illustrating the silicided structure of FIG. 3 according to an embodiment of the present invention
- FIG. 5 is a cross-sectional diagram illustrating a patternable dielectric having been deposited onto the structure surrounding the source and drain regions according to an embodiment of the present invention
- FIG. 6 is a top-down diagram illustrating the structure of FIG. 5 according to an embodiment of the present invention.
- FIG. 7 is a cross-sectional diagram illustrating a photomask having been formed on the patternable dielectric according to an embodiment of the present invention.
- FIG. 8 is a top-down diagram illustrating the structure of FIG. 7 according to an embodiment of the present invention.
- FIG. 9 is a cross-sectional diagram illustrating unexposed portions of the patternable dielectric having been selectively removed resulting in cross-linked dielectric surrounding the source and drain regions of the device according to an embodiment of the present invention.
- FIG. 10 is a top-down diagram illustrating the structure of FIG. 9 according to an embodiment of the present invention.
- FIG. 11 is a cross-sectional diagram illustrating a planarizing dielectric having been deposited onto the structure, surrounding the cross-linked dielectric according to an embodiment of the present invention
- FIG. 12 is a top-down diagram illustrating the structure of FIG. 11 according to an embodiment of the present invention.
- FIG. 13 is a cross-sectional diagram illustrating the cross-linked dielectric having been removed, selective to the planarizing dielectric, resulting in a via in the planarizing dielectric that surrounds the top, bottom and possibly the sides of the source and drain regions according to an embodiment of the present invention
- FIG. 14 is a cross-sectional diagram illustrating the vias having been filled with a contact metal resulting in metal filled vias according to an embodiment of the present invention.
- FIG. 15 is a cross-sectional diagram illustrating a cut through one of the metal filled vias of FIG. 14 according to an embodiment of the present invention.
- FIG. 16 is a cross-sectional diagram illustrating an exemplary starting structure for the present source and drain contact formation process wherein multiple devices are present side by side on a wafer according to an embodiment of the present invention
- FIG. 17 is a top-down diagram illustrating the exemplary starting structure of FIG. 16 according to an embodiment of the present invention.
- FIG. 18 is a three-dimensional diagram illustrating a device structure wherein the semiconductor material employed is graphene and wherein replacement (source/drain) contacts have been formed to the graphene using the present techniques according to an embodiment of the present invention.
- FIG. 19 is a three-dimensional diagram illustrating the present replacement contact having been formed to a top, bottom and one side of the source/drain regions according to an embodiment of the present invention.
- the density of field effect transistor (FET) devices that can be formed on a given wafer is limited by the current transfer to/from the source and drain contacts to the semiconductor channel region.
- FET field effect transistor
- an all-around source/drain contact scheme which increases the overall effective source and drain contact length (i.e., the contacts are made to the top, bottom and possibly the sidewalls of the source and drain region).
- the contact length by at least a factor of two is achieved without increasing the device-to-device pitch.
- the present techniques are now described by way of reference to FIGS. 1-15 .
- the process begins with a gate electrode (or multiple gate electrodes in the case where multiple devices are being formed, see FIGS. 16 and 17 , described below) surrounding a portion(s) of a semiconductor material that will serve as a channel region of the device. Portions of the semiconductor material that extend out from the gate electrode(s) will serves as source and drain regions of the device.
- the source and drain regions are suspended (also referred to herein as displaced from) an underlying substrate. By displaced it is meant that the source and drain regions are not in direct physical contact with the underlying substrate (i.e., a space separates the source and drain regions from the underlying substrate).
- the underlying substrate may include a glass, metal, plastic, semiconductor, etc. wafer and an insulator layer (e.g., an oxide layer) over the wafer on which the device is fabricated.
- an insulator layer e.g., an oxide layer
- a device structure having a plurality of gates surrounding a plurality of nanowire channels.
- Pads are attached at opposite ends of the nanowire channels in a ladder-like configuration, permitting the nanowires to be suspended over an underlying buried oxide (BOX) and substrate.
- BOX buried oxide
- the details for fabricating this structure are described in Cohen, and as highlighted above, that description is incorporated by reference as fully set forth herein.
- the gates in that example fully surround each of the nanowire channels. This is also referred to herein as a gate-all-around (GAA) configuration.
- GAA gate-all-around
- FIG. 1 is a cross-sectional diagram illustrating an exemplary starting structure for the present contact formation techniques.
- the structure shown in FIG. 1 is generally representative of any type of a device wherein the source and drain regions (i.e., the portions of the semiconductor material that extend out from the gate) are displaced from the underlying substrate).
- FIG. 1 is in fact a cross-sectional cut through line A 1 -A 2 of a nanowire FET device. Accordingly, for consistency, FIG. 1 will now be described in terms of a nanowire FET device. It is also notable that FIG. 1 may represent only one of multiple devices that may be formed, e.g., side by side on a wafer (see FIGS. 16 and 17 , described below).
- the semiconductor material in this example a silicon (Si) nanowire 104
- a gate conductor also referred to herein simply as a gate 110
- the gate 110 may be a metal gate (formed from a metal or combination of metals) or a doped polysilicon gate. As described above, the gate surrounds a portion(s) of the nanowire(s) that serve(s) as the channel region of the device.
- the gate 110 is separated from the channel region by a gate dielectric 112 (e.g., an oxide such as silicon dioxide).
- the platform for the device is a substrate 101 (e.g., a Si substrate) beneath a BOX 102 .
- fabrication may begin with a silicon-on-insulator (SOI) wafer having a SOI layer separated from the substrate 101 by the BOX 102 .
- SOI silicon-on-insulator
- the nanowires 104 can be patterned in the SOI layer, and the BOX can be recessed under the nanowires 104 and/or the nanowires 104 can be thinned/reshaped to form the resulting structure shown in FIG. 1 . See, for example, Cohen.
- Spacers 106 are present on opposite sides of the gate 110 .
- Spacers 106 e.g., nitride spacers
- a (e.g., nitride) cap 108 may be present on top of the gate 110 to protect the gate 110 during subsequent processing steps.
- FIG. 2 is a top-down diagram of the structure in FIG. 1 .
- Reference to FIG. 2 indicates that in this example the device being formed is a nanowire FET, and that FIG. 1 depicts a cross-sectional cut along line A 1 -A 2 , through one of the nanowire channels.
- FIG. 2 also indicates that, as described above, multiple nanowires 104 are present and that the gate 110 (present beneath cap 108 ) surrounds a channel region of each of the nanowires 104 .
- a silicide 150 is formed on the source and drain regions (i.e., the portions of the semiconductor material extending out from the gate 110 ). See FIG. 3 .
- This step is considered optional since, while silicide serves to decrease the contact resistance to the source and drain regions and thus is desirable, the formation of a silicide is not an option with all possible semiconductor materials. Namely, when the semiconductor material employed is silicon (as in the example shown) then silicidation can be performed. As is known in the art, silicide involves the reaction of silicon with electropositive elements such as metals, e.g., nickel in the case of nickel silicide. An equivalent to silicidation, however, is not known when the semiconductor material is, for instance, graphene (see above). Thus, this step is considered optional in the present process.
- FIG. 4 is a top-down diagram illustrating the silicided structure of FIG. 3 .
- a patternable dielectric 160 is deposited onto the structure surrounding the source and drain regions.
- the patternable dielectric is hydrogen silsesquioxane (HSQ), which can be blanket deposited over the wafer using a spin-coating process.
- HSQ hydrogen silsesquioxane
- MSQ methyl-silsesquioxane
- patternable dielectric refers to a material that can be directly patterned using, for example, electron-beam (e-beam) lithography or optical lithography.
- e-beam electron-beam
- the patternable dielectric acts as the resist and is directly patterned using e-beam or optical lithography.
- FIG. 6 is a top-down diagram illustrating the structure of FIG. 5 .
- the structures underlying the patternable dielectric 160 are shown with dashed lines.
- a photomask 170 is formed on the patternable dielectric 160 . See FIG. 7 .
- photomask 170 is formed by depositing a film such as chromium (Cr) on a glass mask and patterning the Cr. The photomask 170 is aligned to the wafer prior to exposure.
- photomask 170 is a computer program that controls the location where an electron beam exposes the patternable dielectric 160 (i.e., as compared to light exposure, with e-beam exposure there is no physical mask—the e-beam exposure location is guided by a computer program that “reads” an electronic mask layout stored in the computer's memory). As shown in FIG. 7 , photomask 170 has openings over the source and drain regions of the device. This will permit exposure of portions of the patternable dielectric surrounding the source and drain regions.
- FIG. 7 illustrates e-beam or light (see above) introduced through photomask 170 being used to cross-link the exposed portions of the patternable dielectric 160 (i.e., those portions of the patternable dielectric not masked by the photomask 170 —those portions of the patternable dielectric 160 surrounding the source and drain regions).
- FIG. 8 is a top-down diagram illustrating the structure of FIG. 7 . As shown in FIG. 8 , portions of the patternable dielectric 160 (i.e., those portions of the patternable dielectric 160 surrounding the source and drain regions) are visible through the photomask 170 . Following the exposure, the photomask may be removed.
- unexposed portions of the patternable dielectric can then be selectively removed using a developer wash (such as a Tetramethyl-ammonium hydroxide (TMAH) based developer or a salt based developer such as an aqueous mixture of sodium hydroxide (NaOH) alkali and sodium chloride (NaCl) salt) resulting in cross-linked dielectric surrounding the source and drain regions of the device.
- a developer wash such as a Tetramethyl-ammonium hydroxide (TMAH) based developer or a salt based developer such as an aqueous mixture of sodium hydroxide (NaOH) alkali and sodium chloride (NaCl) salt
- This cross-linked dielectric is also referred to herein as “dummy contacts” since they will be removed later in the process and replaced with “replacement contacts.” Thus, the dummy contacts serve as a space holder for the replacement contacts.
- the structure with the cross-linked dielectric or dummy contacts 260 having been formed is shown in FIG. 9 .
- the semiconductor material for example graphene or as in this example the nanowires 104
- the semiconductor material are transparent to the e-beam/light used to cross-link the patternable dielectric 160 .
- the semiconductor material i.e., nanowires, graphene, etc.
- the semiconductor material are thin enough (e.g., less than about 30 nm for light and less than about 100 nm for e-beam) that the e-beam/light used in this step can pass right through, thus effectively cross-linking the patternable dielectric both above and below the semiconductor material.
- the e-beam/light has no effect on the semiconductor material.
- a planarizing dielectric is often used to surround the source and drain regions, and contacts are formed through the planarizing dielectric down to the source and drain regions.
- an etching process such as reactive ion etching (RIE)
- RIE reactive ion etching
- FIGS. 13-15 illustrate the present all-around contacts being formed to the top, bottom and two sides of the source and drain regions.
- FIG. 19 illustrates the present all-around contacts being formed to the top, bottom and one side of the source and drain regions.
- an anneal may optionally be used to harden the dummy contacts 260 .
- the anneal is performed at a temperature from about 300° C. to about 1,000° C. in nitrogen (N 2 ) for a duration of from about 5 minutes to about 30 minutes.
- N 2 nitrogen
- the exact annealing temperature depends on the details of the device. For example, graphene can sustain high annealing temperatures in excess of 1,000° C., but a III-V semiconductor such as InGaAs would typically be annealed at a temperature of below 400° C. Other factors such as dopant diffusion may also limit the annealing temperature.
- the hardened dielectric has properties similar to thermal silicon dioxide (SiO 2 ) (thermal oxide), and a similar etch rate in diluted hydrofluoric acid (HF) is achieved for the higher range of annealing temperatures.
- the etch rate of hardened HSQ that was annealed at 900° C. is about 12 nanometers per minute (nm/min).
- the etching rate of thermal oxide is from about 2 nm/min to about 3 nm/min in 100:1 diluted HF.
- This annealing/hardening step has the effect of dissociating Si—H bonds and increasing Si—O bonds in the patternable dielectric.
- FIG. 10 is a top-down diagram illustrating the structure of FIG. 9 .
- planarizing dielectric 270 is then deposited onto the structure, surrounding the dummy contacts 260 and covering the gate and semiconductor material. See FIG. 11 .
- the planarizing dielectric 270 is used to planarize, i.e., to reduce the surface topography.
- the planarizing dielectric 270 has to be thick enough to allow planarization by CMP.
- planarizing dielectric 270 is made up of a low-k dielectric material (such as LKD 1037 made by JSR Corporation, Tokyo, Japan) and is from about 50 nm to about 400 nm thick. Following deposition, the low-k dielectric material may be polished using, e.g., chemical mechanical polishing (CMP), so as to expose a top of the dummy contacts 260 . See FIG. 11 .
- CMP chemical mechanical polishing
- FIG. 12 is a top-down diagram illustrating the structure of FIG. 11 .
- the structures underlying the planarizing dielectric 270 are shown with dashed lines.
- the tops of the dummy contacts 260 are exposed in the planarizing dielectric 270 .
- the dummy contacts 260 can then be removed, selective to the planarizing dielectric 270 , resulting in vias being formed in the planarizing dielectric 270 that surround the source and drain regions. See FIG. 13 .
- the dummy contacts are selectively etched out for example by the use of a wet etch, such as diluted HF. It is notable that in this example, the vias extend around both sides of the source and drain regions. Thus, when the vias are filled with a contact metal (as described below), the resulting source/drain contacts are formed to the top/bottom and sides of the source/drain regions. This is not however the only configuration possible. According to the present techniques, what is desired is that the source/drain contacts are formed to the top and bottom of the source/drain regions.
- the vias may then be filled with a contact metal, such as tungsten (W), copper (Cu) and/or titanium (Ti), resulting in metal filled vias that extend through the planarizing dielectric.
- a contact metal such as tungsten (W), copper (Cu) and/or titanium (Ti)
- the via filling can be done by methods such as chemical vapor deposition (CVD) of metals, and/or metal plating.
- CVD chemical vapor deposition
- These metal filled vias are what was referred to above as replacement contacts since they replace the dummy contacts 260 (i.e., placeholders) which were removed to form the vias.
- the structure with replacement contacts 290 having been formed is shown in FIG. 14 .
- the replacement contacts 290 will likewise surround the source and drain regions (i.e., the replacement contacts 290 will contact a top, a bottom and sides of each source and drain region of the device). Replacement contacts configured in this manner are what is being referred to as an all around contact.
- FIG. 15 illustrates how the replacement contacts 290 (i.e., the source and drain contacts) surround each of the source and drain regions. Namely, FIG. 15 illustrates how, in the nanowire FET example, the replacement contacts contact the top, bottom and sides of each source and drain region of the device.
- An illustration depicting the replacement contacts (i.e., the source and drain contacts) surrounding the source and drain regions in an exemplary embodiment wherein the semiconductor material is graphene is provided in FIG. 18 , described below.
- FIG. 16 An exemplary starting structure for such a multi-device process (again illustrated in the context of a nanowire FET) is shown in FIG. 16 . Note that what is shown in FIG. 16 and the starting structure shown in FIG. 1 (for example) are identical, except that in FIG. 16 multiple devices are being formed.
- FIG. 16 is a cross-sectional cut through line C 1 -C 2 of a nanowire FET device.
- FIGS. 16 and 17 merely illustrate multiple instances of the same device elements as those shown, e.g., in FIG. 1 , the same numbering is employed in FIGS. 16 and 17 as in FIG. 1 , and is meant to refer to the same elements in each of the figures.
- FIG. 17 is a top-down diagram illustrating the structure of FIG. 16 .
- FIG. 18 is a three-dimensional diagram illustrating source/drain contacts having been formed (using the present replacement contact process) to a suspended graphene film.
- the all-around contact configurations produced and described herein include embodiments wherein the replacement contacts are made to the top, bottom and both sides of the source/drain regions. See, for example, FIGS. 13-15 , described above.
- the present all-around replacement contacts can be formed to the top, bottom and only one side of the source/drain region. This exemplary embodiment is shown illustrated in FIG. 19 .
- the replacement contact surrounds the source/drain regions by way of an end side (and the top and bottom) rather than two adjacent sides.
- FIG. 19 is an example of a structure where the replacement contact does not fully surround the source or drain. In the case shown in FIG.
- the replacement contact resembles the “jaw of a clamp.”
- the replacement contact does not need to be perpendicular to the gate as shown in FIG. 19 , but can also be made to be parallel to the gate as shown in FIG. 18 for a fully surrounding contact.
- This alternative configuration involves changing the configuration/location of the patternable dielectric in the above-described process flow which, given the detailed description provided above, could be implemented by one of skill in the art.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Nanotechnology (AREA)
- Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Computer Hardware Design (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Materials Engineering (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Thin Film Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
- The present invention relates to contact formation in electronic devices, and more particularly, to techniques for forming all-around contacts in electronic devices wherein the source and drain regions are displaced from a substrate surface, such as in the case of a nanowire field-effect transistor (FET) device.
- Field effect transistors (FETs) typically include a source region, a drain region and a channel region interconnecting the source region and the drain region. A gate regulates current flow through the channel. In the case of a nanowire FET, the channel region is made up of one or more nanowire channels.
- With a conventional gate-all-around nanowire FET, the gate line defines the channel region and the portion of the nanowire extending from the gate forms the device source or drain. Contacts to the source and drain are typically done by forming a silicide over the nanowire. To obtain high circuit densities both the gate length and the spacing between adjacent gates (also referred to as pitch) have to be minimized. As a result the contact length is limited to the spacing between gates. Current transfer from a semiconductor to the contact (as is the case from the nanowire source or drain to the silicide over the nanowire) can be characterized based on transfer length LT which is the distance over which most of the current transfers from the semiconductor into the contact (or vice-a-versa). See for example, D. K. Schroder, “Semiconductor Material and Device Characterization,” 2nd Ed., John Wiley & sons, 1998, pg. 150 (hereinafter “Schroder”). As illustrated in Schroder, decreasing the length of the contact will introduce an unacceptable amount of resistance. Accordingly, with a conventional source and drain contact scheme, the contact length needs to be at least as long as the transfer length LT. This requirement puts a limit on how small the length of the source or drain can be and therefore limits the device pitch.
- Therefore, fabrication processes which permit source and drain contact scaling without violating this transfer length LT limitation would be desirable.
- The present invention provides techniques for forming all-around contacts in electronic devices wherein the source and drain regions are displaced from a substrate surface, such as in the case of a nanowire field-effect transistor (FET) device. In one aspect of the invention, a method of forming contacts to source and drain regions in a FET device wherein the source and drain regions of the device are displaced from an underlying substrate is provided. The method includes the following steps. A patternable dielectric is deposited onto the device so as to surround each of the source and drain regions of the device. The patternable dielectric is exposed (e.g., by e-beam through an electronic mask layout stored in a computer's memory or by light through a physical mask that covers all but portions of the patternable dielectric that surround the source and drain regions of the device) to cross-link the portions of the patternable dielectric that surround the source and drain regions of the device, resulting in cross-linked portions of the patternable dielectric and uncross-linked portions of the patternable dielectric. The uncross-linked portions of the patternable dielectric are selectively removed relative to the cross-linked portions of the patternable dielectric, wherein the cross-linked portions of the patternable dielectric form dummy contacts that surround the source and drain regions of the device. A planarizing dielectric is deposited onto the device around the dummy contacts. The dummy contacts are selectively removed relative to the planarizing dielectric to form vias in the planarizing dielectric that surround the source and drain regions of the device. The vias are filled with at least one metal so as to form replacement contacts that surround the source and drain regions of the device.
- In another aspect of the invention, a FET device is provided. The FET device includes a substrate; a semiconductor material on the substrate; at least one gate on the substrate surrounding a portion of the semiconductor material that serves as a channel region of the device, wherein portions of the semiconductor material extending out from the gate serve as source and drain regions of the device, and wherein the source and drain regions of the device are displaced from the substrate; a planarizing dielectric on the device covering the gate and the semiconductor material; and contacts which extend through the planarizing dielectric and surround the source and drain regions of the device.
- A more complete understanding of the present invention, as well as further features and advantages of the present invention, will be obtained by reference to the following detailed description and drawings.
-
FIG. 1 is a cross-sectional diagram illustrating an exemplary starting structure for the present source and drain contact formation process according to an embodiment of the present invention; -
FIG. 2 is a top-down diagram illustrating the exemplary starting structure ofFIG. 1 according to an embodiment of the present invention; -
FIG. 3 is a cross-sectional diagram illustrating an optional silicide having been formed to source and drain regions of the device according to an embodiment of the present invention; -
FIG. 4 is a top-down diagram illustrating the silicided structure ofFIG. 3 according to an embodiment of the present invention; -
FIG. 5 is a cross-sectional diagram illustrating a patternable dielectric having been deposited onto the structure surrounding the source and drain regions according to an embodiment of the present invention; -
FIG. 6 is a top-down diagram illustrating the structure ofFIG. 5 according to an embodiment of the present invention; -
FIG. 7 is a cross-sectional diagram illustrating a photomask having been formed on the patternable dielectric according to an embodiment of the present invention; -
FIG. 8 is a top-down diagram illustrating the structure ofFIG. 7 according to an embodiment of the present invention; -
FIG. 9 is a cross-sectional diagram illustrating unexposed portions of the patternable dielectric having been selectively removed resulting in cross-linked dielectric surrounding the source and drain regions of the device according to an embodiment of the present invention; -
FIG. 10 is a top-down diagram illustrating the structure ofFIG. 9 according to an embodiment of the present invention; -
FIG. 11 is a cross-sectional diagram illustrating a planarizing dielectric having been deposited onto the structure, surrounding the cross-linked dielectric according to an embodiment of the present invention; -
FIG. 12 is a top-down diagram illustrating the structure ofFIG. 11 according to an embodiment of the present invention; -
FIG. 13 is a cross-sectional diagram illustrating the cross-linked dielectric having been removed, selective to the planarizing dielectric, resulting in a via in the planarizing dielectric that surrounds the top, bottom and possibly the sides of the source and drain regions according to an embodiment of the present invention; -
FIG. 14 is a cross-sectional diagram illustrating the vias having been filled with a contact metal resulting in metal filled vias according to an embodiment of the present invention; -
FIG. 15 is a cross-sectional diagram illustrating a cut through one of the metal filled vias ofFIG. 14 according to an embodiment of the present invention; -
FIG. 16 is a cross-sectional diagram illustrating an exemplary starting structure for the present source and drain contact formation process wherein multiple devices are present side by side on a wafer according to an embodiment of the present invention; -
FIG. 17 is a top-down diagram illustrating the exemplary starting structure ofFIG. 16 according to an embodiment of the present invention; -
FIG. 18 is a three-dimensional diagram illustrating a device structure wherein the semiconductor material employed is graphene and wherein replacement (source/drain) contacts have been formed to the graphene using the present techniques according to an embodiment of the present invention; and -
FIG. 19 is a three-dimensional diagram illustrating the present replacement contact having been formed to a top, bottom and one side of the source/drain regions according to an embodiment of the present invention. - As provided above, with conventional fabrication techniques the density of field effect transistor (FET) devices that can be formed on a given wafer is limited by the current transfer to/from the source and drain contacts to the semiconductor channel region. With conventional fabrication techniques, this means that the length of the contact has to be at least as long as the transfer length LT which is the distance over which most of the current transfers from the semiconductor into the metal (or vice-a-versa). See for example, D. K. Schroder, “Semiconductor Material and Device Characterization,” 2nd Ed., John Wiley & sons, 1998, pg. 150 (hereinafter “Schroder”), the contents of which are incorporated by reference herein. Advantageously, with the present techniques, an all-around source/drain contact scheme is provided which increases the overall effective source and drain contact length (i.e., the contacts are made to the top, bottom and possibly the sidewalls of the source and drain region). Thus, an increase of the contact length by at least a factor of two is achieved without increasing the device-to-device pitch.
- The present techniques are now described by way of reference to
FIGS. 1-15 . The process begins with a gate electrode (or multiple gate electrodes in the case where multiple devices are being formed, seeFIGS. 16 and 17 , described below) surrounding a portion(s) of a semiconductor material that will serve as a channel region of the device. Portions of the semiconductor material that extend out from the gate electrode(s) will serves as source and drain regions of the device. According to the present techniques, the source and drain regions are suspended (also referred to herein as displaced from) an underlying substrate. By displaced it is meant that the source and drain regions are not in direct physical contact with the underlying substrate (i.e., a space separates the source and drain regions from the underlying substrate). This is in contrast for example with configurations where the source and drain regions are in direct physical contact with the underlying substrate. By way of example only, the underlying substrate may include a glass, metal, plastic, semiconductor, etc. wafer and an insulator layer (e.g., an oxide layer) over the wafer on which the device is fabricated. - By way of example only, suitable techniques for forming the above-described starting structure for the present contact fabrication process are described, for example, in U.S. patent application Ser. No. 13/344,352 filed by Cohen et al., entitled “Compressive (PFET) and Tensile (NFET) Channel Strain in Nanowire FETs Fabricated with a Replacement Gate Process” (hereinafter “Cohen”), the contents of which are incorporated by reference herein. It is notable that in Cohen, multiple devices are formed (as will be described in detail below). Further, Cohen involves the formation of nanowire-based FETs (i.e., wherein the semiconductor material is semiconducting nanowires). While the following description will highlight embodiments wherein nanowire FETs are formed, it is to be understood that the present techniques are more generally applicable to any device structure where the source and drain regions are displaced/suspended over the underlying substrate. While the present process is essentially the same for all such devices, any processing deviations from a nanowire-based architecture will be highlighted in the description below. By way of example only, other applicable device structures might employ other semiconducting materials to form the channel source and drain, such as, but not limited to, graphene, silicon carbide and a III-V semiconductor, such as InGaAs. Suitable exemplary graphene-based device structures are described in K. I. Bolotin et al. “Ultrahigh electron mobility in suspended graphene,” Solid State Communications, Volume 146, June 2008, Pages 351-355, and Ming-Wei Lin et al., “Room-temperature high on/off ratio in suspended graphene nanoribbon field-effect transistors,” Nanotechnology 22 (2011) 265201, the contents of each of which are incorporated by reference herein.
- By way of reference, for example, to FIG. 5 of Cohen, a device structure is shown having a plurality of gates surrounding a plurality of nanowire channels. Pads are attached at opposite ends of the nanowire channels in a ladder-like configuration, permitting the nanowires to be suspended over an underlying buried oxide (BOX) and substrate. The details for fabricating this structure (including suspending the nanowires by undercutting the BOX and/or by thinning/reshaping the nanowires using an anneal in an inert gas environment) are described in Cohen, and as highlighted above, that description is incorporated by reference as fully set forth herein. The gates in that example fully surround each of the nanowire channels. This is also referred to herein as a gate-all-around (GAA) configuration.
-
FIG. 1 is a cross-sectional diagram illustrating an exemplary starting structure for the present contact formation techniques. The structure shown inFIG. 1 is generally representative of any type of a device wherein the source and drain regions (i.e., the portions of the semiconductor material that extend out from the gate) are displaced from the underlying substrate). However, as will be apparent from reference to the top-view of the device shown inFIG. 2 (described below),FIG. 1 is in fact a cross-sectional cut through line A1-A2 of a nanowire FET device. Accordingly, for consistency,FIG. 1 will now be described in terms of a nanowire FET device. It is also notable thatFIG. 1 may represent only one of multiple devices that may be formed, e.g., side by side on a wafer (seeFIGS. 16 and 17 , described below). - As shown in
FIG. 1 , the semiconductor material (in this example a silicon (Si) nanowire 104) is surrounded by a gate conductor (also referred to herein simply as a gate 110). Thegate 110 may be a metal gate (formed from a metal or combination of metals) or a doped polysilicon gate. As described above, the gate surrounds a portion(s) of the nanowire(s) that serve(s) as the channel region of the device. In this example, thegate 110 is separated from the channel region by a gate dielectric 112 (e.g., an oxide such as silicon dioxide). The platform for the device is a substrate 101 (e.g., a Si substrate) beneath aBOX 102. For instance, fabrication may begin with a silicon-on-insulator (SOI) wafer having a SOI layer separated from thesubstrate 101 by theBOX 102. Thenanowires 104 can be patterned in the SOI layer, and the BOX can be recessed under thenanowires 104 and/or thenanowires 104 can be thinned/reshaped to form the resulting structure shown inFIG. 1 . See, for example, Cohen. -
Spacers 106 are present on opposite sides of thegate 110. Spacers 106 (e.g., nitride spacers) serve to offset the source and drain regions from the channel. A (e.g., nitride)cap 108 may be present on top of thegate 110 to protect thegate 110 during subsequent processing steps. -
FIG. 2 is a top-down diagram of the structure inFIG. 1 . Reference toFIG. 2 indicates that in this example the device being formed is a nanowire FET, and thatFIG. 1 depicts a cross-sectional cut along line A1-A2, through one of the nanowire channels.FIG. 2 also indicates that, as described above,multiple nanowires 104 are present and that the gate 110 (present beneath cap 108) surrounds a channel region of each of thenanowires 104. - Optionally, a
silicide 150 is formed on the source and drain regions (i.e., the portions of the semiconductor material extending out from the gate 110). SeeFIG. 3 . This step is considered optional since, while silicide serves to decrease the contact resistance to the source and drain regions and thus is desirable, the formation of a silicide is not an option with all possible semiconductor materials. Namely, when the semiconductor material employed is silicon (as in the example shown) then silicidation can be performed. As is known in the art, silicide involves the reaction of silicon with electropositive elements such as metals, e.g., nickel in the case of nickel silicide. An equivalent to silicidation, however, is not known when the semiconductor material is, for instance, graphene (see above). Thus, this step is considered optional in the present process.FIG. 4 is a top-down diagram illustrating the silicided structure ofFIG. 3 . - To begin the present contact fabrication process, a
patternable dielectric 160 is deposited onto the structure surrounding the source and drain regions. According to an exemplary embodiment, the patternable dielectric is hydrogen silsesquioxane (HSQ), which can be blanket deposited over the wafer using a spin-coating process. Other suitable patternable dielectrics, such as methyl-silsesquioxane (MSQ) may be used in the same manner. See, for example, Kuroki et al., “Characterization of Photosensitive Low-k Films Using Electron-Beam Lithography,” Electrochem. Soc., 152, G281 (2005), DOI:10.1149/1.1867632 and Kuroki et al., “Photosensitive Porous Low-K Interlayer Dielectric Film,” Proc. SPIE 5592, 170 (2005), DOI:10.1117/12.570753, the contents of each of which are incorporated by reference herein. The term “patternable dielectric,” as used herein refers to a material that can be directly patterned using, for example, electron-beam (e-beam) lithography or optical lithography. By contrast, with conventional photolithography approaches a resist material is first patterned and the pattern is then transferred to the underlying material. Here, the patternable dielectric acts as the resist and is directly patterned using e-beam or optical lithography. -
FIG. 6 is a top-down diagram illustrating the structure ofFIG. 5 . The structures underlying thepatternable dielectric 160 are shown with dashed lines. - Next, in order to enable selective exposure of the
patternable dielectric 160 in the source and drain regions of the device, aphotomask 170 is formed on thepatternable dielectric 160. SeeFIG. 7 . According to an exemplary embodiment,photomask 170 is formed by depositing a film such as chromium (Cr) on a glass mask and patterning the Cr. Thephotomask 170 is aligned to the wafer prior to exposure. When e-beam exposure is used “photomask” 170 is a computer program that controls the location where an electron beam exposes the patternable dielectric 160 (i.e., as compared to light exposure, with e-beam exposure there is no physical mask—the e-beam exposure location is guided by a computer program that “reads” an electronic mask layout stored in the computer's memory). As shown inFIG. 7 ,photomask 170 has openings over the source and drain regions of the device. This will permit exposure of portions of the patternable dielectric surrounding the source and drain regions. -
FIG. 7 illustrates e-beam or light (see above) introduced throughphotomask 170 being used to cross-link the exposed portions of the patternable dielectric 160 (i.e., those portions of the patternable dielectric not masked by thephotomask 170—those portions of thepatternable dielectric 160 surrounding the source and drain regions). -
FIG. 8 is a top-down diagram illustrating the structure ofFIG. 7 . As shown inFIG. 8 , portions of the patternable dielectric 160 (i.e., those portions of thepatternable dielectric 160 surrounding the source and drain regions) are visible through thephotomask 170. Following the exposure, the photomask may be removed. - Next, unexposed portions of the patternable dielectric (not cross-linked) can then be selectively removed using a developer wash (such as a Tetramethyl-ammonium hydroxide (TMAH) based developer or a salt based developer such as an aqueous mixture of sodium hydroxide (NaOH) alkali and sodium chloride (NaCl) salt) resulting in cross-linked dielectric surrounding the source and drain regions of the device. This cross-linked dielectric is also referred to herein as “dummy contacts” since they will be removed later in the process and replaced with “replacement contacts.” Thus, the dummy contacts serve as a space holder for the replacement contacts. The structure with the cross-linked dielectric or
dummy contacts 260 having been formed is shown inFIG. 9 . - Advantageously, with the present process the semiconductor material (for example graphene or as in this example the nanowires 104) are transparent to the e-beam/light used to cross-link the
patternable dielectric 160. Namely, the semiconductor material (i.e., nanowires, graphene, etc.) are thin enough (e.g., less than about 30 nm for light and less than about 100 nm for e-beam) that the e-beam/light used in this step can pass right through, thus effectively cross-linking the patternable dielectric both above and below the semiconductor material. The e-beam/light has no effect on the semiconductor material. - By contrast, in conventional processes a planarizing dielectric is often used to surround the source and drain regions, and contacts are formed through the planarizing dielectric down to the source and drain regions. If for instance an etching process, such as reactive ion etching (RIE), was employed in that conventional process in an attempt to expose the underside of the source and drain regions (as will be done in the present process, see following description) the RIE would most certainly cause damage to the semiconductor material in the process. For instance, in the present example, breakage of the nanowires might (undesirably) occur.
- Another notable advantage to the present process is, since a single exposure is used to cross-link the patternable dielectric (as just described), then the contacts (to be formed as described below) will be perfectly aligned to one another along the top/bottom and possibly also the sides of the source and drain regions. See, for example,
FIGS. 13-15 which illustrate the present all-around contacts being formed to the top, bottom and two sides of the source and drain regions. See also,FIG. 19 which illustrates the present all-around contacts being formed to the top, bottom and one side of the source and drain regions. - Following the developer wash, an anneal may optionally be used to harden the
dummy contacts 260. According to an exemplary embodiment, the anneal is performed at a temperature from about 300° C. to about 1,000° C. in nitrogen (N2) for a duration of from about 5 minutes to about 30 minutes. The exact annealing temperature depends on the details of the device. For example, graphene can sustain high annealing temperatures in excess of 1,000° C., but a III-V semiconductor such as InGaAs would typically be annealed at a temperature of below 400° C. Other factors such as dopant diffusion may also limit the annealing temperature. The hardened dielectric has properties similar to thermal silicon dioxide (SiO2) (thermal oxide), and a similar etch rate in diluted hydrofluoric acid (HF) is achieved for the higher range of annealing temperatures. As an example, the etch rate of hardened HSQ that was annealed at 900° C. is about 12 nanometers per minute (nm/min). For reference the etching rate of thermal oxide is from about 2 nm/min to about 3 nm/min in 100:1 diluted HF. This annealing/hardening step has the effect of dissociating Si—H bonds and increasing Si—O bonds in the patternable dielectric. See, for example, Liou et al., “Effect of curing temperature on the mechanical properties of hydrogen silsesquioxane thin films,” Thin Solid Films 335, pgs. 186-191 (1998), the contents of which are incorporated by reference herein. It is further noted that the hardening of HSQ can also be achieved by UV-curing and by plasma curing, or by a combination of these methods.FIG. 10 is a top-down diagram illustrating the structure ofFIG. 9 . - A
planarizing dielectric 270 is then deposited onto the structure, surrounding thedummy contacts 260 and covering the gate and semiconductor material. SeeFIG. 11 . Theplanarizing dielectric 270 is used to planarize, i.e., to reduce the surface topography. Theplanarizing dielectric 270 has to be thick enough to allow planarization by CMP. According to an exemplary embodiment,planarizing dielectric 270 is made up of a low-k dielectric material (such as LKD 1037 made by JSR Corporation, Tokyo, Japan) and is from about 50 nm to about 400 nm thick. Following deposition, the low-k dielectric material may be polished using, e.g., chemical mechanical polishing (CMP), so as to expose a top of thedummy contacts 260. SeeFIG. 11 . -
FIG. 12 is a top-down diagram illustrating the structure ofFIG. 11 . The structures underlying theplanarizing dielectric 270 are shown with dashed lines. As also shown inFIG. 12 , the tops of thedummy contacts 260 are exposed in theplanarizing dielectric 270. - The
dummy contacts 260 can then be removed, selective to theplanarizing dielectric 270, resulting in vias being formed in theplanarizing dielectric 270 that surround the source and drain regions. SeeFIG. 13 . The dummy contacts are selectively etched out for example by the use of a wet etch, such as diluted HF. It is notable that in this example, the vias extend around both sides of the source and drain regions. Thus, when the vias are filled with a contact metal (as described below), the resulting source/drain contacts are formed to the top/bottom and sides of the source/drain regions. This is not however the only configuration possible. According to the present techniques, what is desired is that the source/drain contacts are formed to the top and bottom of the source/drain regions. According to the present techniques, this may be accomplished in a number of different ways. Forming the source/drain contacts to the top and bottom of the source/drain regions may be accomplished as shown for example inFIG. 13 where the vias expose both sides of the source drain region (so as to permit the contact metal to be deposited below the source/drain regions). Another possible way to do this would be to expose only one side of source/drain regions, thus allowing the contact metal to be deposited both on top and below the source drain regions. The source/drain contacts formed in that case would contact the top, bottom and only one side of the source/drain region. This alternative exemplary embodiment is shown illustrated inFIG. 19 , described below. - The vias may then be filled with a contact metal, such as tungsten (W), copper (Cu) and/or titanium (Ti), resulting in metal filled vias that extend through the planarizing dielectric. The via filling can be done by methods such as chemical vapor deposition (CVD) of metals, and/or metal plating. These metal filled vias are what was referred to above as replacement contacts since they replace the dummy contacts 260 (i.e., placeholders) which were removed to form the vias. The structure with
replacement contacts 290 having been formed is shown inFIG. 14 . Since the vias (formed in the previous step) surround the source and drain regions, thereplacement contacts 290 will likewise surround the source and drain regions (i.e., thereplacement contacts 290 will contact a top, a bottom and sides of each source and drain region of the device). Replacement contacts configured in this manner are what is being referred to as an all around contact. - A cross-sectional cut, i.e., through line B1-B2, of the structure of
FIG. 14 is shown inFIG. 15 .FIG. 15 illustrates how the replacement contacts 290 (i.e., the source and drain contacts) surround each of the source and drain regions. Namely,FIG. 15 illustrates how, in the nanowire FET example, the replacement contacts contact the top, bottom and sides of each source and drain region of the device. An illustration depicting the replacement contacts (i.e., the source and drain contacts) surrounding the source and drain regions in an exemplary embodiment wherein the semiconductor material is graphene is provided inFIG. 18 , described below. - It is notable that the above-described example illustrates the formation of a single device. This was done merely for ease and clarity of description with the understanding that one of ordinary skill in the art would be able, given the instant description, to apply those teachings in the context of fabricating multiple devices on the same wafer. Namely, as provided above, the present techniques are applicable in the same manner as described to forming multiple devices, side by side, on a wafer. An exemplary starting structure for such a multi-device process (again illustrated in the context of a nanowire FET) is shown in
FIG. 16 . Note that what is shown inFIG. 16 and the starting structure shown inFIG. 1 (for example) are identical, except that inFIG. 16 multiple devices are being formed. The steps then illustrated and described in conjunction with the description ofFIGS. 1-15 , above, would be identical (and performed simultaneously) for each device being formed on the wafer. Given the present teachings, the implementation of these techniques would be within the capabilities of one of skill in the art. As will be apparent from reference to the top-view of the device shown inFIG. 17 ,FIG. 16 is a cross-sectional cut through line C1-C2 of a nanowire FET device. Further, sinceFIGS. 16 and 17 merely illustrate multiple instances of the same device elements as those shown, e.g., inFIG. 1 , the same numbering is employed inFIGS. 16 and 17 as inFIG. 1 , and is meant to refer to the same elements in each of the figures.FIG. 17 is a top-down diagram illustrating the structure ofFIG. 16 . - As provided above, while the replacement contact process has been described by way of reference to the fabrication of a nanowire FET, the present techniques are more generally applicable to any device structure where the source and drain regions are displaced/suspended over the underlying substrate.
FIG. 18 is a three-dimensional diagram illustrating source/drain contacts having been formed (using the present replacement contact process) to a suspended graphene film. - As described above, the all-around contact configurations produced and described herein include embodiments wherein the replacement contacts are made to the top, bottom and both sides of the source/drain regions. See, for example,
FIGS. 13-15 , described above. Alternatively, the present all-around replacement contacts can be formed to the top, bottom and only one side of the source/drain region. This exemplary embodiment is shown illustrated inFIG. 19 . As shown inFIG. 19 , in this case, the replacement contact surrounds the source/drain regions by way of an end side (and the top and bottom) rather than two adjacent sides.FIG. 19 is an example of a structure where the replacement contact does not fully surround the source or drain. In the case shown inFIG. 19 , the replacement contact resembles the “jaw of a clamp.” The replacement contact does not need to be perpendicular to the gate as shown inFIG. 19 , but can also be made to be parallel to the gate as shown inFIG. 18 for a fully surrounding contact. This alternative configuration involves changing the configuration/location of the patternable dielectric in the above-described process flow which, given the detailed description provided above, could be implemented by one of skill in the art. - Although illustrative embodiments of the present invention have been described herein, it is to be understood that the invention is not limited to those precise embodiments, and that various other changes and modifications may be made by one skilled in the art without departing from the scope of the invention.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/547,142 US8642403B1 (en) | 2012-07-12 | 2012-07-12 | Replacement contacts for all-around contacts |
US13/558,532 US8692229B2 (en) | 2012-07-12 | 2012-07-26 | Replacement contacts for all-around contacts |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/547,142 US8642403B1 (en) | 2012-07-12 | 2012-07-12 | Replacement contacts for all-around contacts |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/558,532 Continuation US8692229B2 (en) | 2012-07-12 | 2012-07-26 | Replacement contacts for all-around contacts |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140017890A1 true US20140017890A1 (en) | 2014-01-16 |
US8642403B1 US8642403B1 (en) | 2014-02-04 |
Family
ID=49913180
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/547,142 Active US8642403B1 (en) | 2012-07-12 | 2012-07-12 | Replacement contacts for all-around contacts |
US13/558,532 Active US8692229B2 (en) | 2012-07-12 | 2012-07-26 | Replacement contacts for all-around contacts |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/558,532 Active US8692229B2 (en) | 2012-07-12 | 2012-07-26 | Replacement contacts for all-around contacts |
Country Status (1)
Country | Link |
---|---|
US (2) | US8642403B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018009162A1 (en) * | 2016-07-02 | 2018-01-11 | Intel Corporation | Semiconductor device with released source and drain |
US10256102B2 (en) | 2017-03-31 | 2019-04-09 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for fabricating a field effect transistor having a surrounding grid |
US20190165118A1 (en) * | 2017-11-27 | 2019-05-30 | International Business Machines Corporation | Non-planar field effect transistor devices with wrap-around source/drain contacts |
US10546957B2 (en) | 2018-01-11 | 2020-01-28 | International Business Machines Corporation | Nanosheet FET including all-around source/drain contact |
CN111199886A (en) * | 2018-10-31 | 2020-05-26 | 台湾积体电路制造股份有限公司 | Semiconductor device and method for manufacturing the same |
WO2022135790A1 (en) * | 2020-12-23 | 2022-06-30 | International Business Machines Corporation | Low capacitance low rc wrap-around-contact |
TWI782945B (en) * | 2017-01-20 | 2022-11-11 | 美商應用材料股份有限公司 | Self-aligned epi contact flow |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102254031B1 (en) | 2014-10-10 | 2021-05-20 | 삼성전자주식회사 | Semiconductor device and Method of manufacturing the same |
KR102224386B1 (en) | 2014-12-18 | 2021-03-08 | 삼성전자주식회사 | Method for fabricating an integrated circuit device |
KR102235612B1 (en) | 2015-01-29 | 2021-04-02 | 삼성전자주식회사 | Semiconductor device having work-function metal and method of forming the same |
WO2017052644A1 (en) * | 2015-09-25 | 2017-03-30 | Intel Corporation | Fabrication of multi-channel nanowire devices with self-aligned internal spacers and soi finfets using selective silicon nitride capping |
US9755030B2 (en) | 2015-12-17 | 2017-09-05 | International Business Machines Corporation | Method for reduced source and drain contact to gate stack capacitance |
FR3070089B1 (en) * | 2017-08-11 | 2019-12-20 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | METHOD FOR FORMING DOPED EXTENSION REGIONS IN A STRUCTURE WITH SUPERIMPOSED NANOWIRES |
US11101361B1 (en) | 2020-05-28 | 2021-08-24 | United Microelectronics Corp. | Gate-all-around (GAA) transistor and method of fabricating the same |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100630764B1 (en) * | 2005-08-30 | 2006-10-04 | 삼성전자주식회사 | Gate all around semiconductor and method of manufacturing the same |
US8362482B2 (en) * | 2009-04-14 | 2013-01-29 | Monolithic 3D Inc. | Semiconductor device and structure |
US8395191B2 (en) * | 2009-10-12 | 2013-03-12 | Monolithic 3D Inc. | Semiconductor device and structure |
US8614492B2 (en) * | 2009-10-26 | 2013-12-24 | International Business Machines Corporation | Nanowire stress sensors, stress sensor integrated circuits, and design structures for a stress sensor integrated circuit |
-
2012
- 2012-07-12 US US13/547,142 patent/US8642403B1/en active Active
- 2012-07-26 US US13/558,532 patent/US8692229B2/en active Active
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018009162A1 (en) * | 2016-07-02 | 2018-01-11 | Intel Corporation | Semiconductor device with released source and drain |
CN109314137A (en) * | 2016-07-02 | 2019-02-05 | 英特尔公司 | The semiconductor device of source electrode and drain electrode with release |
US20190172941A1 (en) * | 2016-07-02 | 2019-06-06 | Intel Corporation | Semiconductor device with released source and drain |
CN109314137B (en) * | 2016-07-02 | 2023-06-02 | 太浩研究有限公司 | Semiconductor device with released source and drain |
US10903364B2 (en) * | 2016-07-02 | 2021-01-26 | Intel Corporation | Semiconductor device with released source and drain |
TWI812514B (en) * | 2017-01-20 | 2023-08-11 | 美商應用材料股份有限公司 | Self-aligned epi contact flow |
TWI782945B (en) * | 2017-01-20 | 2022-11-11 | 美商應用材料股份有限公司 | Self-aligned epi contact flow |
US10256102B2 (en) | 2017-03-31 | 2019-04-09 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for fabricating a field effect transistor having a surrounding grid |
US10658484B2 (en) | 2017-11-27 | 2020-05-19 | International Business Machines Corporation | Non-planar field effect transistor devices with wrap-around source/drain contacts |
US10658483B2 (en) | 2017-11-27 | 2020-05-19 | International Business Machines Corporation | Non-planar field effect transistor devices with wrap-around source/drain contacts |
US10586853B2 (en) * | 2017-11-27 | 2020-03-10 | International Business Machines Corporation | Non-planar field effect transistor devices with wrap-around source/drain contacts |
US20190165118A1 (en) * | 2017-11-27 | 2019-05-30 | International Business Machines Corporation | Non-planar field effect transistor devices with wrap-around source/drain contacts |
US11011643B2 (en) | 2018-01-11 | 2021-05-18 | International Business Machines Corporation | Nanosheet FET including encapsulated all-around source/drain contact |
US10546957B2 (en) | 2018-01-11 | 2020-01-28 | International Business Machines Corporation | Nanosheet FET including all-around source/drain contact |
CN111199886A (en) * | 2018-10-31 | 2020-05-26 | 台湾积体电路制造股份有限公司 | Semiconductor device and method for manufacturing the same |
US11264506B2 (en) | 2018-10-31 | 2022-03-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
TWI787553B (en) * | 2018-10-31 | 2022-12-21 | 台灣積體電路製造股份有限公司 | Semiconductor device and manufacturing method thereof |
WO2022135790A1 (en) * | 2020-12-23 | 2022-06-30 | International Business Machines Corporation | Low capacitance low rc wrap-around-contact |
Also Published As
Publication number | Publication date |
---|---|
US20140014904A1 (en) | 2014-01-16 |
US8642403B1 (en) | 2014-02-04 |
US8692229B2 (en) | 2014-04-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8692229B2 (en) | Replacement contacts for all-around contacts | |
US9337304B2 (en) | Method of making semiconductor device | |
US9337264B2 (en) | Process for forming a surrounding gate for a nanowire using a sacrificial patternable dielectric | |
JP5671481B2 (en) | Nanowire mesh device and manufacturing method thereof | |
US8716695B2 (en) | Compressive (PFET) and tensile (NFET) channel strain in nanowire FETs fabricated with a replacement gate process | |
TWI314779B (en) | Block contact architectures for nanoscale channel transistors | |
JP5607400B2 (en) | Manufacturing method of semiconductor structure | |
US7781274B2 (en) | Multi-gate field effect transistor and method for manufacturing the same | |
US20180151682A1 (en) | Semiconductor Device and Method | |
TW201017733A (en) | Semiconductor device having metal gate stack and fabrication method thereof | |
TWI756416B (en) | Semiconductor device and method for manufacturing the same | |
JP4521465B2 (en) | Semiconductor transistor with contact hole close to the gate | |
US20120056278A1 (en) | Method for Manufacturing Contacts for a Semiconductor Device, and Semiconductor Device Having Such Contacts | |
CN110571333B (en) | Manufacturing method of undoped transistor device | |
CN110767803A (en) | Global manufacturing method for source-drain metal of carbon nanotube device | |
TWI748496B (en) | Semiconductor structure and method of forming the same | |
JP2005019984A (en) | Ultra-short channel field effect transistor and method of fabricating the same | |
US20230420457A1 (en) | Single stack dual channel gate-all-around nanosheet with strained pfet and bottom dielectric isolation nfet | |
US20240145578A1 (en) | Nanosheet with dual isolation regions separated by buried inner spacer | |
WO2023083699A1 (en) | Gate-cut and separation techniques for enabling independent gate control of stacked transistors | |
KR101160585B1 (en) | Transistor using cnt for gate and fabrication method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:COHEN, GUY M.;GUILLORN, MICHAEL A.;REEL/FRAME:028534/0028 Effective date: 20120711 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: DAEDALUS ACQUISITIONS LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES, US, INC.;REEL/FRAME:058490/0014 Effective date: 20211208 |
|
FEPP | Fee payment procedure |
Free format text: 7.5 YR SURCHARGE - LATE PMT W/IN 6 MO, LARGE ENTITY (ORIGINAL EVENT CODE: M1555); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |