US20120326323A1 - High voltage high package pressure semiconductor package - Google Patents
High voltage high package pressure semiconductor package Download PDFInfo
- Publication number
- US20120326323A1 US20120326323A1 US13/604,396 US201213604396A US2012326323A1 US 20120326323 A1 US20120326323 A1 US 20120326323A1 US 201213604396 A US201213604396 A US 201213604396A US 2012326323 A1 US2012326323 A1 US 2012326323A1
- Authority
- US
- United States
- Prior art keywords
- die
- package
- major surface
- cavity
- packaged microelectronic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/492—Bases or plates or solder therefor
- H01L23/4924—Bases or plates or solder therefor characterised by the materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/043—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
- H01L23/051—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body another lead being formed by a cover plate parallel to the base plate, e.g. sandwich type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4899—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
- H01L2224/48996—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids being formed on an item to be connected not being a semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12032—Schottky diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13062—Junction field-effect transistor [JFET]
Definitions
- This invention relates generally to packaging technology for high voltage semiconductor dies, and more particularly to those operating at voltages well in excess of 500 Volts and subject to arcing, such as a rectifier, Schottky, or other diode or a transistor, and the like.
- Packages are typically chosen based on criteria such as reliability, such as Mil-Spec devices utilizing hermetically sealed packages, operating power and temperatures such as power supply and converter circuits, and cost such as basic plastic or ceramic packages for commercial applications.
- Schottky devices are used extensively in power supply and converter outputs for down hole drilling, military, and space systems. These high reliability applications require the use of a hermetically sealed package to prevent moisture from contacting the die and degrading electrical performance. There is a great need for hermetic Schottky devices in small surface mount packages to reduce the size and weight of the circuit.
- High power devices such as transient voltage suppressors (TVSs) are configured to prevent damage to protected circuits by high voltage spikes.
- TVSs are designed to operate at voltages up to about 500 volts for single die packages, and multi-stacked dies may be employed for higher voltages, although these devices are much more complex and expensive.
- One of the basic limitations of single high voltage die TVSs is that the dies will arc and become inoperative if they are subjected to excessive voltages.
- High voltage rectifiers above 500V are very common in the micro-electronic industry. Electrical arcing internally to the micro-electronic package, either across the die itself or from package electrode-to-electrode, is always a concern. A common solution is to add a dielectric polymer coating over the high voltage die to prevent arcing. For high reliability devices, such as Mil-Spec devices, hermetic packages containing polymer dielectric coatings are problematic due to the polymer's temperature limitations and high thermal expansion causing potential reliability issues after temperature cycling.
- a semiconductor device and package that is operable well over 500 volts and that is not prone to arcing, including devices that are operable over 1000 volts.
- Such a device and package should be suitable for a single die device.
- the present invention achieves technical advantages as a hermetically sealed integrated circuit package that includes a cavity housing and semiconductor die, whereby the cavity is pressurized during assembly when hermetically sealing the package.
- the present invention prevents low pressure atmosphere in a sealed package created when the package is subject to high temperatures at atmospheric pressure during hermetic sealing, such as in belt furnaces and then cooled.
- the dies are significantly less likely to arc, allowing the creation of single die packages operable up to at least 1200 volts or more.
- the present invention is configured to employ brazed elements compatible with Silicon Carbide dies, which can be processed at higher temperatures.
- FIG. 1 is an exploded view of one embodiment of the invention, a packaging technology configured to be processed at high pressure and high temperature, including Silicon Carbide dies;
- FIG. 2 illustrates a cross-section of an example diode package with a pressurized cavity
- FIG. 3 illustrates a process for packaging a die according to one methodology of the present invention.
- FIG. 4 illustrates a cross-section of an example transistor package with a pressurized cavity.
- the device includes a hermetic surface mount technology containing a single die, such as a Schottky die with metallization (contact area) on both sides, processed at high pressures well above atmospheric pressure (0 PSIG) in an inert gas, such as nitrogen or helium.
- the die can be a conventional silicon die, or a more advanced Silicon Carbide die.
- This package design is superior to the existing art, particularly since the packaged device is operable at significantly higher voltages without arcing between the upper pad and the die, up to at least 1200V, such as a rectifier, a significant improvement over conventional single die devices operable up to about 500V.
- Two terminal dies, such as diodes, as well as multi-terminal dies, such as a JFET can be packaged as well and limitation to a 2 terminal die is not to be inferred.
- brazed pads are metallurgically bonded to each side of the die, such as a Silicon Carbide die, such that a high temperature brazing bond to both sides of the die are achieved, instead of low temperature bonding achievable using conventional solder at a lower temperature.
- the technology differs from prior designs, in that a die can be processed at temperatures of about 700 C to achieve a metallurgical bond, and eliminates any wires, straps, springs, or clips to connect to the die.
- the package allows for visual inspection of the brazed contact to the die on both sides, prior to sealing the package in a separate step.
- the tungsten disc 9 is plated with about 50 micro inches of nickel, and then over-plated with about 100 micro inches of gold (or silver).
- the tungsten disc 9 is brazed to the top side of the Silicon Carbide Schottky die 10 with a braze preform 11 , such as comprised of an alloy comprising 80% copper, 15% silver and 5% phosphorus (or equivalent) at over 700 degree C.
- the disc 9 can be soldered to the top side of a silicon die 10 using a gold/tin solder preform (or lead/tin/silver, or equivalent) at over 350 degrees C. The alignment of the disc is maintained using a fixture such as a graphite boat.
- the brazing or soldering is performed in a DAP sealer at a significantly elevated pressure, in excess of atmospheric pressure (0 PSIG), such as at 10 PSIG, and up to 60 PSIG or more, with a nitrogen, hydrogen, helium or other inert/noble gas atmosphere (hydrogen/nitrogen mixture).
- PSIG atmospheric pressure
- a nitrogen, hydrogen, helium or other inert/noble gas atmosphere hydrogen/nitrogen mixture.
- the brazing or soldering is performed in a DAP sealer at 50-60 PSIG with a nitrogen, hydrogen, helium or other inert/noble gas atmosphere.
- a single die, high voltage device is achievable according to one aspect of the present invention.
- the invention provides a Schottky die 10 that may be of silicon or Silicon Carbide, which has solderable or brazable metallization, respectively, such as silver or gold (not aluminum, which is designed for aluminum wire wedge bond).
- the tungsten disc 9 acts as a spacer to prevent the top molybdenum pad 12 (installed later) from arcing to the edge of the Schottky die 10 during operation at high voltages and destroying the die. No spacer is required on the opposite side of the die, since the die geometry does not present a risk of arcing on both sides. Visual inspection can be performed at this step to guarantee an acceptable solder or brazed bond, respectively, between the tungsten disc 9 and the Schottky die 10 .
- This embodiment of the invention utilizes a top 12 and bottom 13 molybdenum (or tungsten) pad that provides the electrical and thermal connection to the outside of the device.
- molybdenum or tungsten
- Pure molybdenum is preferred due to its light weight and CTE (4.9 ppm/degree C.) which is closely matched to silicon and tungsten. Again, composite metals are not desirable due to high cost and higher CTE, but are suitable.
- the molybdenum pads 12 and 13 are plated with about 50 micro inches of nickel which is sintered (baked at over 800 C in hydrogen to drive the plating into the molybdenum), then over-plated with about 100 micro inches of gold (or silver) and sintered (optional).
- the top molybdenum pad 12 is soldered or brazed in a high pressure atmosphere as previously described, such as 10-60 PSIG or more, at a temperature depending on whether the preforms are solderable or brazable as previously described regarding silicon and Silicon Carbide dies, to the tungsten disc 9 , and the bottom molybdenum pad 13 is soldered or brazed, respectively, to the bottom of the Schottky die 10 with solder or braze preforms 14 and 15 .
- the temperature is preferably at 350 C for soldered contacts, and 700 C for brazed contacts.
- Alignment is again maintained using a fixture such as a graphite boat and soldering is performed in a DAP sealer or belt furnace with a nitrogen, hydrogen or forming gas atmosphere at substantially elevated pressure as previously described.
- This construction advantageously provides a pressurized cavity 20 allowing significantly higher operating voltages, allows direct and maximum contact to the Schottky die 10 , and visual inspection prior to sealing (precap inspection). Visual inspection can be performed at this step to guarantee acceptable solder or brazed bond between the tungsten disc 9 and the top molybdenum pad 12 and between the bottom molybdenum pad 13 and the Schottky die 10 .
- the ceramic frame 16 is a single-piece structure, made of alumina or mullite (3Al203-2SiO2).
- the use of a single-piece frame increases the strength, reliability, and hermeticity of the package.
- the mullite or alumina is pressed or molded by tooling, then fired at about 1400 C-1500 C.
- the ceramic frame 16 is selectively metalized, such as with moly manganese, alumina (or equivalent). Either simultaneously or as a sequential operation, metallization is applied to both sides of the ceramic frame 16 .
- the metallization is generally applied by a screen printing operation which provides an accurate deposition of a controlled thickness.
- the ceramic frame 16 is then fired at about 1300 C-1400 C to bind the metallization to the ceramic frame.
- the metallization is plated with about 50 to 150 micro inches of nickel. To improve adhesion of the nickel, the frame may be sintered at about 600 C.
- the metal seal rings 17 are made of Alloy 42 which has a CTE of 4.3 ppm/C. (any other metal may be used which has a close CTE to the ceramic frame 16 ). Alloy 42 is chosen due to its very low cost, ease of machining or stamping, and close CTE match to mullite, molybdenum, tungsten, and silicon.
- the ceramic frame 16 and the two seal rings 17 are soldered or brazed simultaneously to the molybdenum pads 12 and 13 with extra thick square ring shaped preforms 18 (of similar material to preforms 11 and 14 ) at over 300 C or 700 C, depending on whether the preform is solderable or brazable with the silicon or Silicon Carbide die, respectively, as previously described.
- Alignment is maintained using a fixture such as a graphite boat and soldering or brazing is performed in a DAP sealer with a nitrogen, hydrogen or forming gas atmosphere.
- the temperature and profile are chosen such that forming the solder seal will not reflow the die attach, or the brazed seal will have high integrity.
- the unique construction of these embodiments of the invention provides for an increase in hermetic seal area, since the preform 18 can bond simultaneously to three surfaces: the seal rings 17 , the sides of the molybdenum pads 12 and 13 , and the metallization on the ceramic frame 16 .
- This provides superior hermetic seal and improved mechanical strength.
- the periphery of the hermetic seal may be visually inspected for solder fillet if provided or integrity of the brazed seal, and the device can be tested for fine and gross leak test to verify the hermetic seal.
- Silicon or Silicon Carbide Schottky die must be sealed in a controlled atmosphere to prevent moisture from contaminating the junction.
- Solder seal and brazed seal can be performed in a DAP sealer or belt furnace for high volume, low cost manufacturing, while maintaining a controlled atmosphere at a substantially elevated atmospheric pressure.
- FIG. 2 depicts a cross section of the assembled package, depicting the pressurized cavity 20 about the hermetically sealed die 10 .
- the packaging of the die at a high pressure, and then maintaining the high pressure in the package after cooling the package advantageously allows for the die to be operated at significantly higher operative voltages.
- a single die TVS is realized with operating voltages of at least 1200V, which is highly desirable in the more advanced products needing improved electrostatic discharge (ESD) protection.
- FIG. 3 depicts a process for packaging the die, comprising the steps of: arranging the package components in a fixture, such as a boat; assembling the package at a high atmospheric pressure such as 10 PSIG and up to 60 PSIG or higher, such as using a DAP sealer, to simultaneously achieve the soldered or brazed contacts; and visually inspecting the assembled package (precap inspection).
- a fixture such as a boat
- assembling the package at a high atmospheric pressure such as 10 PSIG and up to 60 PSIG or higher, such as using a DAP sealer
- FIG. 4 depicts a cross-section of an example assembled transistor package 40 , which illustrates the pressurized cavity 42 about the hermetically sealed silicon transistor die 44 .
- the die 44 is attached or otherwise secured to a pad 46 , which provides the electrical and thermal connection to the outside of the package 40 .
- the pad 46 can include a copper or molybdenum pad or some combination thereof.
- the die 44 is also electrically connected to a bond pad 48 , such as an aluminum clad copper bond pad, with a connector, such as aluminum wires 50 .
- the aluminum wires 50 are electrically connected to the bond pad 48 on a first surface of the bond pad 48 .
- the second, opposing surface of the bond pad 48 is attached or otherwise secured to another pad 52 , which also provides the electrical and thermal connection to the outside of the package 40 .
- the pad 52 can also include a copper or molybdenum pad or some combination thereof.
- the die 44 and the bond pad 48 may be connected to pads 46 and 52 , respectively, with a brazing, such as a brazed alloy.
- a spacer 54 provides space between pads 46 and 52 and a lid 56 .
- a gate dielectric 58 such as alumina, bridges the space between pads 46 and 52 .
- the cavity 42 of the transistor package 40 illustrated in FIG. 4 is pressurized.
- the brazing or soldering of the components occurs at a significantly elevated pressure, in excess of atmospheric pressure (0 PSIG), such as at 50-60 PSIG, or more, with a nitrogen, hydrogen, helium, or other inert/noble gas atmosphere (hydrogen/nitrogen mixture).
- pressurizing the package cavity 42 helps prevent arcing that might occur across the die itself, between the package and the die, or from pad to pad within the package when the device is operated at high voltages. Being able to operate at higher voltages without damaging the die 44 improves the overall usefulness and longevity of the package 40 .
Abstract
Description
- This application is a continuation-in-part of co-pending U.S. patent application Ser. No. 12/658,328 filed Feb. 9, 2010, which is incorporated by reference in its entirety.
- This invention relates generally to packaging technology for high voltage semiconductor dies, and more particularly to those operating at voltages well in excess of 500 Volts and subject to arcing, such as a rectifier, Schottky, or other diode or a transistor, and the like.
- There are numerous technologies available for packaging semiconductor dies. Packages are typically chosen based on criteria such as reliability, such as Mil-Spec devices utilizing hermetically sealed packages, operating power and temperatures such as power supply and converter circuits, and cost such as basic plastic or ceramic packages for commercial applications.
- Schottky devices are used extensively in power supply and converter outputs for down hole drilling, military, and space systems. These high reliability applications require the use of a hermetically sealed package to prevent moisture from contacting the die and degrading electrical performance. There is a great need for hermetic Schottky devices in small surface mount packages to reduce the size and weight of the circuit.
- High power devices, such as transient voltage suppressors (TVSs), are configured to prevent damage to protected circuits by high voltage spikes. These TVSs are designed to operate at voltages up to about 500 volts for single die packages, and multi-stacked dies may be employed for higher voltages, although these devices are much more complex and expensive. One of the basic limitations of single high voltage die TVSs is that the dies will arc and become inoperative if they are subjected to excessive voltages.
- High voltage rectifiers above 500V are very common in the micro-electronic industry. Electrical arcing internally to the micro-electronic package, either across the die itself or from package electrode-to-electrode, is always a concern. A common solution is to add a dielectric polymer coating over the high voltage die to prevent arcing. For high reliability devices, such as Mil-Spec devices, hermetic packages containing polymer dielectric coatings are problematic due to the polymer's temperature limitations and high thermal expansion causing potential reliability issues after temperature cycling.
- There is desired a semiconductor device and package that is operable well over 500 volts and that is not prone to arcing, including devices that are operable over 1000 volts. Such a device and package should be suitable for a single die device.
- The present invention achieves technical advantages as a hermetically sealed integrated circuit package that includes a cavity housing and semiconductor die, whereby the cavity is pressurized during assembly when hermetically sealing the package. The present invention prevents low pressure atmosphere in a sealed package created when the package is subject to high temperatures at atmospheric pressure during hermetic sealing, such as in belt furnaces and then cooled. By packaging the dies at higher pressures, such as up to 60 PSIG or more, in chambers with an inert gas, and providing a large pressure in the completed package, the dies are significantly less likely to arc, allowing the creation of single die packages operable up to at least 1200 volts or more. Moreover, the present invention is configured to employ brazed elements compatible with Silicon Carbide dies, which can be processed at higher temperatures.
- The above-stated objects and advantages are achieved in accordance with the specifications and drawings that follow.
-
FIG. 1 is an exploded view of one embodiment of the invention, a packaging technology configured to be processed at high pressure and high temperature, including Silicon Carbide dies; -
FIG. 2 illustrates a cross-section of an example diode package with a pressurized cavity; -
FIG. 3 illustrates a process for packaging a die according to one methodology of the present invention; and -
FIG. 4 illustrates a cross-section of an example transistor package with a pressurized cavity. - As shown in
FIG. 1 , the device according to one aspect of the invention includes a hermetic surface mount technology containing a single die, such as a Schottky die with metallization (contact area) on both sides, processed at high pressures well above atmospheric pressure (0 PSIG) in an inert gas, such as nitrogen or helium. The die can be a conventional silicon die, or a more advanced Silicon Carbide die. This package design is superior to the existing art, particularly since the packaged device is operable at significantly higher voltages without arcing between the upper pad and the die, up to at least 1200V, such as a rectifier, a significant improvement over conventional single die devices operable up to about 500V. Two terminal dies, such as diodes, as well as multi-terminal dies, such as a JFET, can be packaged as well and limitation to a 2 terminal die is not to be inferred. - Moreover, in another aspect of the invention, brazed pads are metallurgically bonded to each side of the die, such as a Silicon Carbide die, such that a high temperature brazing bond to both sides of the die are achieved, instead of low temperature bonding achievable using conventional solder at a lower temperature. The technology differs from prior designs, in that a die can be processed at temperatures of about 700 C to achieve a metallurgical bond, and eliminates any wires, straps, springs, or clips to connect to the die. The package allows for visual inspection of the brazed contact to the die on both sides, prior to sealing the package in a separate step.
- In an example, the tungsten disc 9 (which can also be molybdenum) is essentially a flat plate, shaped to provide uniform thickness throughout, such that each major surface consists of a single plane. Pure tungsten is preferred due to its CTE (4.5 ppm/C, or molybdenum which is 4.9 ppm/C) which is closely matched to silicon (4 ppm/C) or Silicon Carbide. Composite metals may be used, but are not preferable due to high cost and higher CTE. Tungsten has adequate thermal conductivity (Tc=170 W/m-K) and low electrical resistance (5.6 micro ohms-cm), especially when the thickness is limited to about 0.005″.
- The
tungsten disc 9 is plated with about 50 micro inches of nickel, and then over-plated with about 100 micro inches of gold (or silver). In one preferred embodiment, thetungsten disc 9 is brazed to the top side of the Silicon Carbide Schottky die 10 with abraze preform 11, such as comprised of an alloy comprising 80% copper, 15% silver and 5% phosphorus (or equivalent) at over 700 degree C. In another preferred embodiment, thedisc 9 can be soldered to the top side of asilicon die 10 using a gold/tin solder preform (or lead/tin/silver, or equivalent) at over 350 degrees C. The alignment of the disc is maintained using a fixture such as a graphite boat. - Advantageously, the brazing or soldering is performed in a DAP sealer at a significantly elevated pressure, in excess of atmospheric pressure (0 PSIG), such as at 10 PSIG, and up to 60 PSIG or more, with a nitrogen, hydrogen, helium or other inert/noble gas atmosphere (hydrogen/nitrogen mixture). One advantage of this process is the discovery that processing dies at high temperature and at atmospheric pressure degrades the die performance at higher voltages, due in part to the fact that the pressure in the hermetic package cavity is less than 0 PSIG when cooled given the direct relationship of pressure and temperature. The present invention processes the package, and realizes a package cavity pressure 20, as a function of the desired operating voltage of the die. Higher pressures allow higher operating voltages. In an example, the brazing or soldering is performed in a DAP sealer at 50-60 PSIG with a nitrogen, hydrogen, helium or other inert/noble gas atmosphere. A single die, high voltage device is achievable according to one aspect of the present invention.
- In one embodiment, the invention provides a Schottky
die 10 that may be of silicon or Silicon Carbide, which has solderable or brazable metallization, respectively, such as silver or gold (not aluminum, which is designed for aluminum wire wedge bond). Thetungsten disc 9 acts as a spacer to prevent the top molybdenum pad 12 (installed later) from arcing to the edge of the Schottky die 10 during operation at high voltages and destroying the die. No spacer is required on the opposite side of the die, since the die geometry does not present a risk of arcing on both sides. Visual inspection can be performed at this step to guarantee an acceptable solder or brazed bond, respectively, between thetungsten disc 9 and the Schottky die 10. - This embodiment of the invention utilizes a top 12 and
bottom 13 molybdenum (or tungsten) pad that provides the electrical and thermal connection to the outside of the device. Pure molybdenum is preferred due to its light weight and CTE (4.9 ppm/degree C.) which is closely matched to silicon and tungsten. Again, composite metals are not desirable due to high cost and higher CTE, but are suitable. Molybdenum has adequate thermal conductivity (Tc=140 W/m-K) and low electrical resistance (5.7 micro ohms-cm), especially when the thickness is limited to about 0.030″. - The
molybdenum pads top molybdenum pad 12 is soldered or brazed in a high pressure atmosphere as previously described, such as 10-60 PSIG or more, at a temperature depending on whether the preforms are solderable or brazable as previously described regarding silicon and Silicon Carbide dies, to thetungsten disc 9, and thebottom molybdenum pad 13 is soldered or brazed, respectively, to the bottom of the Schottky die 10 with solder or braze preforms 14 and 15. The temperature is preferably at 350 C for soldered contacts, and 700 C for brazed contacts. Alignment is again maintained using a fixture such as a graphite boat and soldering is performed in a DAP sealer or belt furnace with a nitrogen, hydrogen or forming gas atmosphere at substantially elevated pressure as previously described. This construction advantageously provides a pressurized cavity 20 allowing significantly higher operating voltages, allows direct and maximum contact to the Schottkydie 10, and visual inspection prior to sealing (precap inspection). Visual inspection can be performed at this step to guarantee acceptable solder or brazed bond between thetungsten disc 9 and thetop molybdenum pad 12 and between thebottom molybdenum pad 13 and the Schottky die 10. - The
ceramic frame 16 is a single-piece structure, made of alumina or mullite (3Al203-2SiO2). The use of a single-piece frame increases the strength, reliability, and hermeticity of the package. The mullite or alumina is pressed or molded by tooling, then fired at about 1400 C-1500 C. Theceramic frame 16 is selectively metalized, such as with moly manganese, alumina (or equivalent). Either simultaneously or as a sequential operation, metallization is applied to both sides of theceramic frame 16. The metallization is generally applied by a screen printing operation which provides an accurate deposition of a controlled thickness. Theceramic frame 16 is then fired at about 1300 C-1400 C to bind the metallization to the ceramic frame. The metallization is plated with about 50 to 150 micro inches of nickel. To improve adhesion of the nickel, the frame may be sintered at about 600 C. - The metal seal rings 17 are made of
Alloy 42 which has a CTE of 4.3 ppm/C. (any other metal may be used which has a close CTE to the ceramic frame 16).Alloy 42 is chosen due to its very low cost, ease of machining or stamping, and close CTE match to mullite, molybdenum, tungsten, and silicon. Theceramic frame 16 and the twoseal rings 17 are soldered or brazed simultaneously to themolybdenum pads - The unique construction of these embodiments of the invention provides for an increase in hermetic seal area, since the
preform 18 can bond simultaneously to three surfaces: the seal rings 17, the sides of themolybdenum pads ceramic frame 16. This provides superior hermetic seal and improved mechanical strength. The periphery of the hermetic seal may be visually inspected for solder fillet if provided or integrity of the brazed seal, and the device can be tested for fine and gross leak test to verify the hermetic seal. Silicon or Silicon Carbide Schottky die must be sealed in a controlled atmosphere to prevent moisture from contaminating the junction. Solder seal and brazed seal can be performed in a DAP sealer or belt furnace for high volume, low cost manufacturing, while maintaining a controlled atmosphere at a substantially elevated atmospheric pressure. -
FIG. 2 depicts a cross section of the assembled package, depicting the pressurized cavity 20 about the hermetically sealeddie 10. As previously described, the packaging of the die at a high pressure, and then maintaining the high pressure in the package after cooling the package advantageously allows for the die to be operated at significantly higher operative voltages. Advantageously, by way of just one example, a single die TVS is realized with operating voltages of at least 1200V, which is highly desirable in the more advanced products needing improved electrostatic discharge (ESD) protection. -
FIG. 3 depicts a process for packaging the die, comprising the steps of: arranging the package components in a fixture, such as a boat; assembling the package at a high atmospheric pressure such as 10 PSIG and up to 60 PSIG or higher, such as using a DAP sealer, to simultaneously achieve the soldered or brazed contacts; and visually inspecting the assembled package (precap inspection). -
FIG. 4 depicts a cross-section of an example assembledtransistor package 40, which illustrates thepressurized cavity 42 about the hermetically sealed silicon transistor die 44. Thedie 44 is attached or otherwise secured to apad 46, which provides the electrical and thermal connection to the outside of thepackage 40. Thepad 46 can include a copper or molybdenum pad or some combination thereof. Thedie 44 is also electrically connected to abond pad 48, such as an aluminum clad copper bond pad, with a connector, such asaluminum wires 50. Thealuminum wires 50 are electrically connected to thebond pad 48 on a first surface of thebond pad 48. The second, opposing surface of thebond pad 48 is attached or otherwise secured to anotherpad 52, which also provides the electrical and thermal connection to the outside of thepackage 40. Thepad 52 can also include a copper or molybdenum pad or some combination thereof. Thedie 44 and thebond pad 48 may be connected topads spacer 54 provides space betweenpads lid 56. In the example shown inFIG. 4 , agate dielectric 58, such as alumina, bridges the space betweenpads - Similar to the Schottky device described above, the
cavity 42 of thetransistor package 40 illustrated inFIG. 4 is pressurized. The brazing or soldering of the components occurs at a significantly elevated pressure, in excess of atmospheric pressure (0 PSIG), such as at 50-60 PSIG, or more, with a nitrogen, hydrogen, helium, or other inert/noble gas atmosphere (hydrogen/nitrogen mixture). As explained above, pressurizing thepackage cavity 42, helps prevent arcing that might occur across the die itself, between the package and the die, or from pad to pad within the package when the device is operated at high voltages. Being able to operate at higher voltages without damaging the die 44 improves the overall usefulness and longevity of thepackage 40. - It is apparent that there has been provided in accordance with this invention an improved technology for packaging a die, fully satisfying the objects, means and advantages set forth above. While the invention has been described in combination with specific embodiments and examples thereof, many alternatives, modifications and variations will be apparent to those skilled in the art, after reading the foregoing description. For example, although a silicon or Silicon Carbide Schottky device and a transistor device are illustrated in detail, the invention also applies to any other die with solderable and brazable contacts. Accordingly, it is intended to embrace all such alternatives, modifications and variations within the spirit and scope of the appended claims.
- Though the invention has been described with respect to a specific preferred embodiment, many variations and modifications will become apparent to those skilled in the art upon reading the present application. The intention is therefore that the appended claims be interpreted as broadly as possible including all variations and modifications.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/604,396 US20120326323A1 (en) | 2010-02-09 | 2012-09-05 | High voltage high package pressure semiconductor package |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/658,328 US8587107B2 (en) | 2010-02-09 | 2010-02-09 | Silicon carbide semiconductor |
US13/604,396 US20120326323A1 (en) | 2010-02-09 | 2012-09-05 | High voltage high package pressure semiconductor package |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/658,328 Continuation-In-Part US8587107B2 (en) | 2010-02-09 | 2010-02-09 | Silicon carbide semiconductor |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120326323A1 true US20120326323A1 (en) | 2012-12-27 |
Family
ID=47361102
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/604,396 Abandoned US20120326323A1 (en) | 2010-02-09 | 2012-09-05 | High voltage high package pressure semiconductor package |
Country Status (1)
Country | Link |
---|---|
US (1) | US20120326323A1 (en) |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5730636A (en) * | 1995-09-29 | 1998-03-24 | Micron Display Technology, Inc. | Self-dimensioning support member for use in a field emission display |
US5821617A (en) * | 1996-07-29 | 1998-10-13 | Microsemi Corporation | Surface mount package with low coefficient of thermal expansion |
US5821665A (en) * | 1995-05-08 | 1998-10-13 | Matsushita Electric Industrial Co., Ltd. | Surface acoustic wave device and method of manufacture |
US5923083A (en) * | 1997-03-01 | 1999-07-13 | Microsemi Corporation | Packaging technology for Schottky die |
US20050247676A1 (en) * | 2002-10-29 | 2005-11-10 | Telfer Duncan J | Circuit breaker |
US7534715B2 (en) * | 2005-12-29 | 2009-05-19 | Intel Corporation | Methods including fluxless chip attach processes |
US7629684B2 (en) * | 2006-04-04 | 2009-12-08 | Endicott Interconnect Technologies, Inc. | Adjustable thickness thermal interposer and electronic package utilizing same |
-
2012
- 2012-09-05 US US13/604,396 patent/US20120326323A1/en not_active Abandoned
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5821665A (en) * | 1995-05-08 | 1998-10-13 | Matsushita Electric Industrial Co., Ltd. | Surface acoustic wave device and method of manufacture |
US5991989A (en) * | 1995-05-08 | 1999-11-30 | Matsushita Electric Industrial Co., Ltd. | Method of manufacture of surface acoustic wave device |
US5730636A (en) * | 1995-09-29 | 1998-03-24 | Micron Display Technology, Inc. | Self-dimensioning support member for use in a field emission display |
US5821617A (en) * | 1996-07-29 | 1998-10-13 | Microsemi Corporation | Surface mount package with low coefficient of thermal expansion |
US5923083A (en) * | 1997-03-01 | 1999-07-13 | Microsemi Corporation | Packaging technology for Schottky die |
US20050247676A1 (en) * | 2002-10-29 | 2005-11-10 | Telfer Duncan J | Circuit breaker |
US7534715B2 (en) * | 2005-12-29 | 2009-05-19 | Intel Corporation | Methods including fluxless chip attach processes |
US7629684B2 (en) * | 2006-04-04 | 2009-12-08 | Endicott Interconnect Technologies, Inc. | Adjustable thickness thermal interposer and electronic package utilizing same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10559538B2 (en) | Power module | |
US8143717B2 (en) | Surface mount package with ceramic sidewalls | |
US8237171B2 (en) | High voltage high package pressure semiconductor package | |
US9859185B2 (en) | Semiconductor packaging structure and package having stress release structure | |
CN101510537A (en) | Module including a sintered joint bonding a semiconductor chip to a copper surface | |
JP2007096316A (en) | Integrated circuit device including metallurgical bonding for improving heat conduction to heat sink | |
EP3093856B1 (en) | Resistor and production method for resistor | |
US9392713B2 (en) | Low cost high strength surface mount package | |
CN102446864A (en) | Power module and method for manufacturing same | |
CN109155305B (en) | Power semiconductor device | |
US5821617A (en) | Surface mount package with low coefficient of thermal expansion | |
US8587107B2 (en) | Silicon carbide semiconductor | |
CN103531544B (en) | Explosion-proof semiconductor module | |
US9601399B2 (en) | Module arrangement for power semiconductor devices | |
KR102588854B1 (en) | Power module and manufacturing method thereof | |
JP2001035968A (en) | Power semiconductor mounting package equipped with ball grid array | |
US5923083A (en) | Packaging technology for Schottky die | |
WO2018020640A1 (en) | Semiconductor device | |
JP2014007323A (en) | Semiconductor package | |
US20120326323A1 (en) | High voltage high package pressure semiconductor package | |
JP2015026667A (en) | Semiconductor module | |
JP2014116478A (en) | Semiconductor module, semiconductor module manufacturing method and power conversion apparatus | |
CN113745168A (en) | Metal ceramic shell for TO-252 packaging and preparation method | |
CN112366183A (en) | Microwave power amplification chip package of integrated metal tube shell and preparation method thereof | |
CN113383411A (en) | Hermetic package for power semiconductor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICROSEMI CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AUTRY, TRACY;REEL/FRAME:029418/0845 Effective date: 20121206 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: SECURITY AGREEMENT;ASSIGNORS:MICROSEMI CORPORATION;MICROSEMI CORP.-ANALOG MIXED SIGNAL GROUP;MICROSEMI SEMICONDUCTOR (U.S.) INC.;AND OTHERS;REEL/FRAME:035477/0057 Effective date: 20150421 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: MICROSEMI CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Effective date: 20160115 Owner name: MICROSEMI CORP.-ANALOG MIXED SIGNAL GROUP, A DELAW Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Effective date: 20160115 Owner name: MICROSEMI CORP.-MEMORY AND STORAGE SOLUTIONS (F/K/ Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Effective date: 20160115 Owner name: MICROSEMI SEMICONDUCTOR (U.S.) INC., A DELAWARE CO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Effective date: 20160115 Owner name: MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMI Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Effective date: 20160115 Owner name: MICROSEMI FREQUENCY AND TIME CORPORATION, A DELAWA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Effective date: 20160115 Owner name: MICROSEMI SOC CORP., A CALIFORNIA CORPORATION, CAL Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Effective date: 20160115 |