US20120298949A1 - Graphene/Nanostructure FET with Self-Aligned Contact and Gate - Google Patents
Graphene/Nanostructure FET with Self-Aligned Contact and Gate Download PDFInfo
- Publication number
- US20120298949A1 US20120298949A1 US13/570,275 US201213570275A US2012298949A1 US 20120298949 A1 US20120298949 A1 US 20120298949A1 US 201213570275 A US201213570275 A US 201213570275A US 2012298949 A1 US2012298949 A1 US 2012298949A1
- Authority
- US
- United States
- Prior art keywords
- gate
- fet
- graphene
- contact
- channel material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 title claims abstract description 59
- 229910021389 graphene Inorganic materials 0.000 title claims abstract description 41
- 239000002086 nanomaterial Substances 0.000 title claims abstract description 23
- 239000000463 material Substances 0.000 claims abstract description 62
- 229910052751 metal Inorganic materials 0.000 claims abstract description 31
- 239000002184 metal Substances 0.000 claims abstract description 31
- 239000000758 substrate Substances 0.000 claims abstract description 16
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 9
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 9
- 230000005669 field effect Effects 0.000 claims abstract description 5
- 125000006850 spacer group Chemical group 0.000 claims description 10
- 239000002041 carbon nanotube Substances 0.000 claims description 7
- 229910021393 carbon nanotube Inorganic materials 0.000 claims description 7
- 239000002070 nanowire Substances 0.000 claims description 7
- 239000004065 semiconductor Substances 0.000 claims description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 6
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 4
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 2
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 claims description 2
- 150000004767 nitrides Chemical class 0.000 claims description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 2
- 229910052721 tungsten Inorganic materials 0.000 claims description 2
- 239000010937 tungsten Substances 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 22
- 239000003989 dielectric material Substances 0.000 description 16
- 238000000151 deposition Methods 0.000 description 6
- 229910052799 carbon Inorganic materials 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- UHOVQNZJYSORNB-UHFFFAOYSA-N Benzene Chemical compound C1=CC=CC=C1 UHOVQNZJYSORNB-UHFFFAOYSA-N 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 125000004432 carbon atom Chemical group C* 0.000 description 3
- 239000000969 carrier Substances 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- XMWRBQBLMFGWIX-UHFFFAOYSA-N C60 fullerene Chemical class C12=C3C(C4=C56)=C7C8=C5C5=C9C%10=C6C6=C4C1=C1C4=C6C6=C%10C%10=C9C9=C%11C5=C8C5=C8C7=C3C3=C7C2=C1C1=C2C4=C6C4=C%10C6=C9C9=C%11C5=C5C8=C3C3=C7C1=C1C2=C4C6=C2C9=C5C3=C12 XMWRBQBLMFGWIX-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- -1 bi-layer graphene Chemical compound 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 229910003472 fullerene Inorganic materials 0.000 description 2
- 238000005087 graphitization Methods 0.000 description 2
- 238000009396 hybridization Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910003481 amorphous carbon Inorganic materials 0.000 description 1
- 125000003118 aryl group Chemical group 0.000 description 1
- 229910021387 carbon allotrope Inorganic materials 0.000 description 1
- 229910021400 carbon nanofoam Inorganic materials 0.000 description 1
- 239000008209 carbon nanofoam Substances 0.000 description 1
- 239000003575 carbonaceous material Substances 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 238000005234 chemical deposition Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 229910002804 graphite Inorganic materials 0.000 description 1
- 239000010439 graphite Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 239000002071 nanotube Substances 0.000 description 1
- 229910021382 natural graphite Inorganic materials 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000004071 soot Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
- H01L29/66628—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation recessing the gate by forming single crystalline semiconductor material at the source or drain location
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1606—Graphene
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/20—Carbon compounds, e.g. carbon nanotubes or fullerenes
- H10K85/221—Carbon nanotubes
Definitions
- This disclosure relates generally to the field of field effect transistor (FET) fabrication, and in particular to graphene-based FET fabrication.
- Graphene refers to a two-dimensional planar sheet of carbon atoms arranged in a hexagonal benzene-ring structure.
- a free-standing graphene structure is theoretically stable only in a two-dimensional space, which implies that a truly planar graphene structure does not exist in a three-dimensional space, being unstable with respect to formation of curved structures such as soot, fullerenes, nanotubes or buckled two dimensional structures.
- a two-dimensional graphene structure may be stable when supported on a substrate, for example, on the surface of a silicon carbide (SiC) crystal. Free standing graphene films have also been produced, but they may not have the idealized flat geometry.
- graphene has hybrid orbitals formed by sp 2 hybridization.
- the 2s orbital and two of the three 2p orbitals mix to form three sp 2 orbitals.
- the one remaining p-orbital forms a pi ( ⁇ )-bond between the carbon atoms.
- the structure of graphene has a conjugated ring of the p-orbitals, i.e., the graphene structure is aromatic.
- graphene is only one atomic layer thin.
- Graphene has an unusual band structure in which conical electron and hole pockets meet only at the K-points of the Brillouin zone in momentum space.
- the energy of the charge carriers, i.e., electrons or holes, has a linear dependence on the momentum of the carriers.
- the carriers behave as relativistic Dirac-Fermions with a zero effective mass and are governed by Dirac's equation.
- Graphene sheets may have a large carrier mobility of greater than 200,000 cm 2 /V-sec at 4K. Even at 300K, the carrier mobility can be as high as 15,000 cm 2 /V-sec.
- Graphene layers may be grown by solid-state graphitization, i.e., by sublimating silicon atoms from a surface of a silicon carbide crystal, such as the (0001) surface. At about 1,150° C., a complex pattern of surface reconstruction begins to appear at an initial stage of graphitization. Typically, a higher temperature is needed to form a graphene layer.
- Graphene layers on another material are also known in the art. For example, single or several layers of graphene may be formed on a metal surface, such as copper and nickel, by chemical deposition of carbon atoms from a carbon-rich precursor.
- Graphene displays many other advantageous electrical properties such as electronic coherence at near room temperature and quantum interference effects. Ballistic transport properties in small scale structures are also expected in graphene layers.
- bi-layer graphene While single-layer graphene sheet has a zero band-gap with linear energy-momentum relation for carriers, two-layer graphene, i.e. bi-layer graphene, exhibits drastically different electronic properties, in which a band gap may be created under special conditions.
- a bi-layer graphene two graphene sheets are stacked on each other with a normal stacking distance of roughly 3.35 angstrom, and the second layer is rotated with respect to the first layer by 60 degree.
- This stacking structure is the so-called A-B Bernel stacking, and is also the graphene structure found in natural graphite.
- bi-layer graphene Similar to single-layer graphene, bi-layer graphene has zero-band gap in its natural state. However, by subjecting the bi-layer graphene to an electric field, a charge imbalance can be induced between the two layers, and this will lead to a different band structure with a band gap proportional to the charge imbalance.
- a field effect transistor may be fabricated using graphene, graphite, which comprises stacked sheets of graphene, or nanostructures formed from graphene such as carbon nanotubes, for the FET channel and source/drain regions.
- the FET may be formed using nanowires made of a semiconducting material for the FET channel and source/drain regions.
- the source/drain regions of the FET require electrical contacts, which may be formed using a contact material.
- the contacts to the source/drain regions in a graphene/nanostructure FET need to be formed using a contact material with a relatively low contact resistance, in order to obtain good FET operating characteristics.
- a field effect transistor includes a substrate; a channel material located on the substrate, the channel material comprising one of graphene or a nanostructure; a gate located on a first portion of the channel material; and a contact aligned to the gate, the contact comprising one of a metal silicide, a metal carbide, and a metal, the contact being located over a source region and a drain region of the FET, the source region and the drain region comprising a second portion of the channel material.
- FET field effect transistor
- FIG. 1 illustrates an embodiment of a method of fabricating a graphene/nanostructure FET with a self-aligned contact and gate.
- FIG. 2A illustrates an embodiment of a deposited channel material on a substrate.
- FIG. 2B illustrates a top view of an embodiment of a deposited channel material comprising nanostructures on a substrate.
- FIG. 3 illustrates an embodiment of the device of FIG. 2A after gate and spacer formation.
- FIG. 4 illustrates an embodiment of the device of FIG. 3 after deposition of contact material.
- FIG. 5 illustrates an embodiment of the device of FIG. 4 after deposition of a dielectric material.
- FIG. 6 illustrates an embodiment of the device of FIG. 5 after chemical mechanical polishing.
- FIG. 7 illustrates an embodiment of the device of FIG. 6 after recessing the contact material.
- FIG. 8 illustrates an embodiment of the device of FIG. 7 after removal of the dielectric material.
- FIG. 9A illustrates an embodiment of a graphene/nanostructure FET with a self-aligned contact and gate after patterning the contact material.
- FIG. 9B illustrates a top view of an embodiment of a graphene/nanostructure FET with a self-aligned contact and gate comprising a nanostructure channel material.
- Embodiments of a graphene/nanostructure FET with a self-aligned contact and gate, and methods of forming a graphene/nanostructure FET with a self-aligned contact and gate, are provided, with exemplary embodiments being discussed below in detail.
- the channel and source/drain regions of the graphene/nanostructure FET include one or more sheets of graphene in some embodiments, or nanostructures, such as carbon nanotubes or semiconductor nanowires, in other embodiments.
- a relatively low-resistance contact that is self-aligned to the FET gate may be formed over the source/drain regions of the graphene/nanostructure FET.
- the contact may be formed from a material having a relatively low resistance, such as a metal, a silicide, or a carbide.
- FIG. 1 illustrates an embodiment of a method 100 of fabricating a graphene/nanostructure FET having a self-aligned contact and gate.
- FIG. 1 is discussed with reference to FIGS. 2-9 .
- a channel material 203 is deposited on a substrate.
- the substrate includes an insulating layer 202 located on a silicon substrate 201 , as shown in FIG. 2A .
- Insulating layer 202 may comprise an oxide material such as silicon oxide (SiO 2 ) in some embodiments.
- Channel material 203 may be one or more sheets of graphene in some embodiments, or may include nanostructures, such as semiconductor nanowires or carbon nanotubes, in other embodiments.
- FIG. 2B illustrates an embodiment of a channel material 203 comprising nanostructures, such as carbon nanotubes or semiconductor nanowires, on the substrate. As shown in FIG. 2B , the nanostructure channel material 203 is formed on insulating layer 202 .
- Gate 301 is then formed over the channel material 203 , and sidewall spacers 302 are formed adjacent to gate 301 over channel material 203 , as shown in FIG. 3 .
- gate 301 may be patterned from a stack of materials including a thin layer of a gate dielectric, such as hafnium oxide (HfO 2 ), and, on top of the thin layer of gate dielectric, a gate metal such as titanium nitride (TiN) or tungsten (W), and, optionally, on top of the gate metal, a gate hardmask, such as silicon nitride (SiN).
- Sidewall spacers 302 may comprise a nitride or an oxide in some embodiments, and may be formed by deposition of the spacer material and etching to form the sidewall spacers 302 .
- a contact material 401 is deposited over the device 300 of FIG. 3 , resulting in the device 400 shown in FIG. 4 .
- Contact material 401 may include a metal that has a relatively low resistance, or carbon or silicon in some embodiments.
- a dielectric material 501 is deposited over contact material 401 , as shown in FIG. 5 .
- Deposition of dielectric material 501 may be directional in some embodiments, i.e., dielectric material does not form on the horizontal portions of contact material 401 on sidewall spacers 302 , as shown in FIG. 5 . In other embodiments, if deposition of dielectric material 501 is not directional, any portions of dielectric material 501 that is deposited on the horizontal portion of the contact material 401 on sidewall spacers 302 is be removed using, for example, a hydrofluoric wet etch, as shown in FIG. 5 .
- Dielectric material 501 may be a material that chosen such that contact material 401 is removable without removing dielectric material 501 ; dielectric material 501 may include high density plasma (HDP) oxide in some embodiments.
- HDP high density plasma
- CMP chemical mechanical polishing
- the dielectric material 501 is removed as shown in FIG. 8 .
- Dielectric material 501 may be removed by any appropriate method.
- the contact material may be converted to a metal carbide or a metal silicide in order to reduce the contact resistance of contact material 401 .
- the conversion may be accomplished by depositing a layer of a complementary metal on contact material 401 and annealing the device with the deposited metal layer to a temperature that is higher than the formation temperature of the desired metal silicide or metal carbide that the metal reacts with the silicon or carbon contact material 401 .
- the annealing causes contact material 401 to be converted into the metal silicide or metal carbide; all of contact material 401 may react with the deposited metal layer in some embodiments. Then, after the anneal, any remaining unreacted metal is removed selectively to the metal silicide or metal carbide.
- the contact material 401 is masked and patterned to remove any contact material 401 that is located on non-FET regions of the substrate, resulting in self-aligned contact 901 as shown in FIGS. 9A-B .
- FET 900 A-B of FIGS. 9A-B has self-aligned contact 901 and gate 301 formed over channel material 203 .
- Contact 901 is self-aligned to gate 301 and to the source and drain regions, and may comprise a metal, a carbide, or a silicide, having a relatively low contact resistance to the source and drain regions of the FET.
- Channel material 203 may include one or more sheets of graphene in some embodiments, or nanostructures such as carbon nanotubes or semiconductor nanowires in other embodiments.
- FIG. 9B illustrates a top view of an embodiment of a FET 900 B showing contact 901 over channel material 203 , in which channel material 203 includes nanostructures such as carbon nanotubes or semiconductor nanowires.
- the portion of channel material 203 located underneath gate 301 comprises the FET channel, and the portions of channel material 301 located underneath self-aligned contact 901 form the FET source and drain regions.
- Self-aligned contact 901 acts as an electrical contact for the source and drain regions of the FET during operation.
- the technical effects and benefits of exemplary embodiments include a self-aligned method of forming a FET having a relatively low contact resistance.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Nanotechnology (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Materials Engineering (AREA)
- Thin Film Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Carbon And Carbon Compounds (AREA)
Abstract
Description
- This application is a continuation of U.S. application Ser. No. 12/820,341 (Chang et al.), filed on Jun. 22, 2010 the contents of which are incorporated herein by reference in their entirety.
- This disclosure relates generally to the field of field effect transistor (FET) fabrication, and in particular to graphene-based FET fabrication.
- Graphene refers to a two-dimensional planar sheet of carbon atoms arranged in a hexagonal benzene-ring structure. A free-standing graphene structure is theoretically stable only in a two-dimensional space, which implies that a truly planar graphene structure does not exist in a three-dimensional space, being unstable with respect to formation of curved structures such as soot, fullerenes, nanotubes or buckled two dimensional structures. However, a two-dimensional graphene structure may be stable when supported on a substrate, for example, on the surface of a silicon carbide (SiC) crystal. Free standing graphene films have also been produced, but they may not have the idealized flat geometry.
- Structurally, graphene has hybrid orbitals formed by sp2 hybridization. In the sp2 hybridization, the 2s orbital and two of the three 2p orbitals mix to form three sp2 orbitals. The one remaining p-orbital forms a pi (π)-bond between the carbon atoms. Similar to the structure of benzene, the structure of graphene has a conjugated ring of the p-orbitals, i.e., the graphene structure is aromatic. Unlike other allotropes of carbon such as diamond, amorphous carbon, carbon nanofoam, or fullerenes, graphene is only one atomic layer thin.
- Graphene has an unusual band structure in which conical electron and hole pockets meet only at the K-points of the Brillouin zone in momentum space. The energy of the charge carriers, i.e., electrons or holes, has a linear dependence on the momentum of the carriers. As a consequence, the carriers behave as relativistic Dirac-Fermions with a zero effective mass and are governed by Dirac's equation. Graphene sheets may have a large carrier mobility of greater than 200,000 cm2/V-sec at 4K. Even at 300K, the carrier mobility can be as high as 15,000 cm2/V-sec.
- Graphene layers may be grown by solid-state graphitization, i.e., by sublimating silicon atoms from a surface of a silicon carbide crystal, such as the (0001) surface. At about 1,150° C., a complex pattern of surface reconstruction begins to appear at an initial stage of graphitization. Typically, a higher temperature is needed to form a graphene layer. Graphene layers on another material are also known in the art. For example, single or several layers of graphene may be formed on a metal surface, such as copper and nickel, by chemical deposition of carbon atoms from a carbon-rich precursor.
- Graphene displays many other advantageous electrical properties such as electronic coherence at near room temperature and quantum interference effects. Ballistic transport properties in small scale structures are also expected in graphene layers.
- While single-layer graphene sheet has a zero band-gap with linear energy-momentum relation for carriers, two-layer graphene, i.e. bi-layer graphene, exhibits drastically different electronic properties, in which a band gap may be created under special conditions. In a bi-layer graphene, two graphene sheets are stacked on each other with a normal stacking distance of roughly 3.35 angstrom, and the second layer is rotated with respect to the first layer by 60 degree. This stacking structure is the so-called A-B Bernel stacking, and is also the graphene structure found in natural graphite. Similar to single-layer graphene, bi-layer graphene has zero-band gap in its natural state. However, by subjecting the bi-layer graphene to an electric field, a charge imbalance can be induced between the two layers, and this will lead to a different band structure with a band gap proportional to the charge imbalance.
- A field effect transistor (FET) may be fabricated using graphene, graphite, which comprises stacked sheets of graphene, or nanostructures formed from graphene such as carbon nanotubes, for the FET channel and source/drain regions. Alternately, the FET may be formed using nanowires made of a semiconducting material for the FET channel and source/drain regions. The source/drain regions of the FET require electrical contacts, which may be formed using a contact material. The contacts to the source/drain regions in a graphene/nanostructure FET need to be formed using a contact material with a relatively low contact resistance, in order to obtain good FET operating characteristics.
- In one aspect, a field effect transistor (FET) includes a substrate; a channel material located on the substrate, the channel material comprising one of graphene or a nanostructure; a gate located on a first portion of the channel material; and a contact aligned to the gate, the contact comprising one of a metal silicide, a metal carbide, and a metal, the contact being located over a source region and a drain region of the FET, the source region and the drain region comprising a second portion of the channel material.
- Additional features are realized through the techniques of the present exemplary embodiment. Other embodiments are described in detail herein and are considered a part of what is claimed. For a better understanding of the features of the exemplary embodiment, refer to the description and to the drawings.
- Referring now to the drawings wherein like elements are numbered alike in the several FIGURES:
-
FIG. 1 illustrates an embodiment of a method of fabricating a graphene/nanostructure FET with a self-aligned contact and gate. -
FIG. 2A illustrates an embodiment of a deposited channel material on a substrate. -
FIG. 2B illustrates a top view of an embodiment of a deposited channel material comprising nanostructures on a substrate. -
FIG. 3 illustrates an embodiment of the device ofFIG. 2A after gate and spacer formation. -
FIG. 4 illustrates an embodiment of the device ofFIG. 3 after deposition of contact material. -
FIG. 5 illustrates an embodiment of the device ofFIG. 4 after deposition of a dielectric material. -
FIG. 6 illustrates an embodiment of the device ofFIG. 5 after chemical mechanical polishing. -
FIG. 7 illustrates an embodiment of the device ofFIG. 6 after recessing the contact material. -
FIG. 8 illustrates an embodiment of the device ofFIG. 7 after removal of the dielectric material. -
FIG. 9A illustrates an embodiment of a graphene/nanostructure FET with a self-aligned contact and gate after patterning the contact material. -
FIG. 9B illustrates a top view of an embodiment of a graphene/nanostructure FET with a self-aligned contact and gate comprising a nanostructure channel material. - Embodiments of a graphene/nanostructure FET with a self-aligned contact and gate, and methods of forming a graphene/nanostructure FET with a self-aligned contact and gate, are provided, with exemplary embodiments being discussed below in detail. The channel and source/drain regions of the graphene/nanostructure FET include one or more sheets of graphene in some embodiments, or nanostructures, such as carbon nanotubes or semiconductor nanowires, in other embodiments. A relatively low-resistance contact that is self-aligned to the FET gate may be formed over the source/drain regions of the graphene/nanostructure FET. The contact may be formed from a material having a relatively low resistance, such as a metal, a silicide, or a carbide.
-
FIG. 1 illustrates an embodiment of amethod 100 of fabricating a graphene/nanostructure FET having a self-aligned contact and gate.FIG. 1 is discussed with reference toFIGS. 2-9 . Inblock 101, achannel material 203 is deposited on a substrate. The substrate includes an insulatinglayer 202 located on asilicon substrate 201, as shown inFIG. 2A . Insulatinglayer 202 may comprise an oxide material such as silicon oxide (SiO2) in some embodiments.Channel material 203 may be one or more sheets of graphene in some embodiments, or may include nanostructures, such as semiconductor nanowires or carbon nanotubes, in other embodiments.FIG. 2B illustrates an embodiment of achannel material 203 comprising nanostructures, such as carbon nanotubes or semiconductor nanowires, on the substrate. As shown inFIG. 2B , thenanostructure channel material 203 is formed on insulatinglayer 202. -
Gate 301 is then formed over thechannel material 203, andsidewall spacers 302 are formed adjacent togate 301 overchannel material 203, as shown inFIG. 3 . In some embodiments,gate 301 may be patterned from a stack of materials including a thin layer of a gate dielectric, such as hafnium oxide (HfO2), and, on top of the thin layer of gate dielectric, a gate metal such as titanium nitride (TiN) or tungsten (W), and, optionally, on top of the gate metal, a gate hardmask, such as silicon nitride (SiN).Sidewall spacers 302 may comprise a nitride or an oxide in some embodiments, and may be formed by deposition of the spacer material and etching to form thesidewall spacers 302. - In
block 102, acontact material 401 is deposited over thedevice 300 ofFIG. 3 , resulting in thedevice 400 shown inFIG. 4 .Contact material 401 may include a metal that has a relatively low resistance, or carbon or silicon in some embodiments. - In
block 103, adielectric material 501 is deposited overcontact material 401, as shown inFIG. 5 . Deposition ofdielectric material 501 may be directional in some embodiments, i.e., dielectric material does not form on the horizontal portions ofcontact material 401 onsidewall spacers 302, as shown inFIG. 5 . In other embodiments, if deposition ofdielectric material 501 is not directional, any portions ofdielectric material 501 that is deposited on the horizontal portion of thecontact material 401 onsidewall spacers 302 is be removed using, for example, a hydrofluoric wet etch, as shown inFIG. 5 .Dielectric material 501 may be a material that chosen such thatcontact material 401 is removable without removingdielectric material 501;dielectric material 501 may include high density plasma (HDP) oxide in some embodiments. - In
block 104, chemical mechanical polishing (CMP) is performed to remove the top portion ofdielectric material 501 andcontact material 401, exposing the top ofgate 301, as is shown inFIG. 6 . Then, inblock 105, thecontact material 401 located adjacent to sidewallspacers 302 is recessed below the level ofdielectric material 501, as shown inFIG. 7 . In embodiments in whichcontact material 401 includes carbon anddielectric material 501 includes HDP oxide,contact material 401 may be recessed using oxygen plasma. Use of oxygen plasma allows removal ofcontact material 401 without removingdielectric material 501 orsidewall spacers 302. - In
block 106, thedielectric material 501 is removed as shown inFIG. 8 .Dielectric material 501 may be removed by any appropriate method. Then, in embodiments in whichcontact material 401 comprises carbon or silicon, the contact material may be converted to a metal carbide or a metal silicide in order to reduce the contact resistance ofcontact material 401. The conversion may be accomplished by depositing a layer of a complementary metal oncontact material 401 and annealing the device with the deposited metal layer to a temperature that is higher than the formation temperature of the desired metal silicide or metal carbide that the metal reacts with the silicon orcarbon contact material 401. The annealing causescontact material 401 to be converted into the metal silicide or metal carbide; all ofcontact material 401 may react with the deposited metal layer in some embodiments. Then, after the anneal, any remaining unreacted metal is removed selectively to the metal silicide or metal carbide. - In
block 107, thecontact material 401 is masked and patterned to remove anycontact material 401 that is located on non-FET regions of the substrate, resulting in self-alignedcontact 901 as shown inFIGS. 9A-B .FET 900A-B ofFIGS. 9A-B has self-alignedcontact 901 andgate 301 formed overchannel material 203. Contact 901 is self-aligned togate 301 and to the source and drain regions, and may comprise a metal, a carbide, or a silicide, having a relatively low contact resistance to the source and drain regions of the FET.Channel material 203 may include one or more sheets of graphene in some embodiments, or nanostructures such as carbon nanotubes or semiconductor nanowires in other embodiments.FIG. 9B illustrates a top view of an embodiment of aFET 900 B showing contact 901 overchannel material 203, in whichchannel material 203 includes nanostructures such as carbon nanotubes or semiconductor nanowires. The portion ofchannel material 203 located underneathgate 301 comprises the FET channel, and the portions ofchannel material 301 located underneath self-alignedcontact 901 form the FET source and drain regions. Self-alignedcontact 901 acts as an electrical contact for the source and drain regions of the FET during operation. - The technical effects and benefits of exemplary embodiments include a self-aligned method of forming a FET having a relatively low contact resistance.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an”, and the are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
Claims (6)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/570,275 US20120298949A1 (en) | 2010-06-22 | 2012-08-09 | Graphene/Nanostructure FET with Self-Aligned Contact and Gate |
US17/542,566 US20220093772A1 (en) | 2010-06-22 | 2021-12-06 | Graphene/nanostructure fet with self-aligned contact and gate |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/820,341 US9368599B2 (en) | 2010-06-22 | 2010-06-22 | Graphene/nanostructure FET with self-aligned contact and gate |
US13/570,275 US20120298949A1 (en) | 2010-06-22 | 2012-08-09 | Graphene/Nanostructure FET with Self-Aligned Contact and Gate |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/820,341 Division US9368599B2 (en) | 2010-06-22 | 2010-06-22 | Graphene/nanostructure FET with self-aligned contact and gate |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/542,566 Continuation US20220093772A1 (en) | 2010-06-22 | 2021-12-06 | Graphene/nanostructure fet with self-aligned contact and gate |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120298949A1 true US20120298949A1 (en) | 2012-11-29 |
Family
ID=44226753
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/820,341 Active 2031-03-10 US9368599B2 (en) | 2010-06-22 | 2010-06-22 | Graphene/nanostructure FET with self-aligned contact and gate |
US13/570,275 Abandoned US20120298949A1 (en) | 2010-06-22 | 2012-08-09 | Graphene/Nanostructure FET with Self-Aligned Contact and Gate |
US17/542,566 Pending US20220093772A1 (en) | 2010-06-22 | 2021-12-06 | Graphene/nanostructure fet with self-aligned contact and gate |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/820,341 Active 2031-03-10 US9368599B2 (en) | 2010-06-22 | 2010-06-22 | Graphene/nanostructure FET with self-aligned contact and gate |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/542,566 Pending US20220093772A1 (en) | 2010-06-22 | 2021-12-06 | Graphene/nanostructure fet with self-aligned contact and gate |
Country Status (6)
Country | Link |
---|---|
US (3) | US9368599B2 (en) |
CN (1) | CN102893381A (en) |
DE (1) | DE112011100901B4 (en) |
GB (1) | GB2494017B (en) |
TW (1) | TWI539528B (en) |
WO (1) | WO2011160922A1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8741756B2 (en) | 2012-08-13 | 2014-06-03 | International Business Machines Corporation | Contacts-first self-aligned carbon nanotube transistor with gate-all-around |
WO2014088653A1 (en) * | 2012-12-05 | 2014-06-12 | International Business Machines Corporation | Gate-all-around carbon nanotube transistor with doped spacers |
WO2014093681A2 (en) * | 2012-12-13 | 2014-06-19 | Qiliang Li | High performance topological insulator transistors |
US8796096B2 (en) | 2012-12-04 | 2014-08-05 | International Business Machines Corporation | Self-aligned double-gate graphene transistor |
US9368599B2 (en) | 2010-06-22 | 2016-06-14 | International Business Machines Corporation | Graphene/nanostructure FET with self-aligned contact and gate |
WO2017078750A1 (en) * | 2015-11-05 | 2017-05-11 | Texas Instruments Incorporated | Graphene fet with graphitic interface layer at contacts |
US10505048B1 (en) | 2018-08-30 | 2019-12-10 | International Business Machines Corporation | Self-aligned source/drain contact for vertical field effect transistor |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9676621B2 (en) | 2011-02-18 | 2017-06-13 | Uwm Research Foundation, Inc. | Graphene-based field-effect transistor biosensors |
KR102067122B1 (en) * | 2012-01-10 | 2020-01-17 | 삼성디스플레이 주식회사 | Thin film transistor and method of manufacturing the same |
US9117667B2 (en) | 2012-07-11 | 2015-08-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Carbon layer and method of manufacture |
US9040364B2 (en) | 2012-10-30 | 2015-05-26 | International Business Machines Corporation | Carbon nanotube devices with unzipped low-resistance contacts |
US8932919B2 (en) * | 2012-11-21 | 2015-01-13 | International Business Machines Corporation | Vertical stacking of graphene in a field-effect transistor |
TWI467767B (en) * | 2012-12-07 | 2015-01-01 | Univ Nat Taiwan | Graphene transistor |
CN103295912B (en) | 2013-05-21 | 2015-12-02 | 中国电子科技集团公司第十三研究所 | A kind of grapheme transistor manufacture method based on self-aligned technology |
US8889475B1 (en) | 2013-05-30 | 2014-11-18 | International Business Machines Corporation | Self-aligned bottom-gated graphene devices |
JP2017527975A (en) * | 2014-06-13 | 2017-09-21 | インテル・コーポレーション | Fluorination of graphene to integrate graphene with insulators and devices |
CA2956926C (en) | 2014-08-01 | 2023-05-02 | Uwm Research Foundation, Inc. | Real-time detection of water contaminants |
US9673221B2 (en) | 2015-03-03 | 2017-06-06 | International Business Machines Corporation | Semiconductor device with low band-to-band tunneling |
CN104934330A (en) * | 2015-05-08 | 2015-09-23 | 京东方科技集团股份有限公司 | Film transistor and preparation method thereof, array substrate and display panel |
US10283590B2 (en) * | 2016-07-06 | 2019-05-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Field-effect transistors having contacts to 2D material active region |
US10608085B2 (en) * | 2016-12-23 | 2020-03-31 | Imec Vzw | Two dimensional field effect transistors |
CN108933082B (en) * | 2017-05-25 | 2020-09-29 | 中芯国际集成电路制造(上海)有限公司 | Transistor and manufacturing method thereof |
US10490673B2 (en) | 2018-03-02 | 2019-11-26 | Texas Instruments Incorporated | Integration of graphene and boron nitride hetero-structure device |
US10756205B1 (en) * | 2019-02-13 | 2020-08-25 | International Business Machines Corporation | Double gate two-dimensional material transistor |
CN110571333B (en) * | 2019-08-13 | 2023-06-30 | 北京元芯碳基集成电路研究院 | Manufacturing method of undoped transistor device |
CN111180583A (en) * | 2019-10-15 | 2020-05-19 | 北京元芯碳基集成电路研究院 | Transistor and method of manufacturing the same |
US11935930B2 (en) | 2021-11-30 | 2024-03-19 | International Business Machines Corporation | Wrap-around-contact for 2D-channel gate-all-around field-effect-transistors |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060226424A1 (en) * | 2005-04-07 | 2006-10-12 | Gee-Sung Chae | Thin film transistor and method of fabricating the same |
US7172954B2 (en) * | 2005-05-05 | 2007-02-06 | Infineon Technologies Ag | Implantation process in semiconductor fabrication |
US20080128760A1 (en) * | 2006-12-04 | 2008-06-05 | Electronics And Telecommunications Research Institute | Schottky barrier nanowire field effect transistor and method for fabricating the same |
US20080151603A1 (en) * | 2005-11-21 | 2008-06-26 | Marko Radosavljevic | Transistor for non volatile memory devices having a carbon nanotube channel and electrically floating quantum dots in its gate dielectric |
US20080315183A1 (en) * | 2007-03-23 | 2008-12-25 | Atsuhiro Kinoshita | Semiconductor device with carbon nanotube channel and manufacturing method thereof |
US20090224230A1 (en) * | 2006-06-09 | 2009-09-10 | Aaron Anthony Pesetski | Carbon nanotube field effect transistor |
US20100252810A1 (en) * | 2009-04-03 | 2010-10-07 | International Business Machines Corporation | Gate patterning of nano-channel devices |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3767431D1 (en) * | 1986-04-23 | 1991-02-21 | American Telephone & Telegraph | METHOD FOR PRODUCING SEMICONDUCTOR COMPONENTS. |
US5612240A (en) * | 1996-06-13 | 1997-03-18 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for making electrical connections to self-aligned contacts that extends beyond the photo-lithographic resolution limit |
US6114209A (en) * | 1998-03-19 | 2000-09-05 | Mosel Vitelic Inc. | Method of fabricating semiconductor devices with raised doped region structures |
US6184119B1 (en) * | 1999-03-15 | 2001-02-06 | Vlsi Technology, Inc. | Methods for reducing semiconductor contact resistance |
US6433388B2 (en) | 1999-06-29 | 2002-08-13 | Oki Electric Industry Co., Ltd | Semiconductor device with self-aligned areas formed using a supplemental silicon overlayer |
WO2004034467A2 (en) | 2002-07-25 | 2004-04-22 | California Institute Of Technology | Sublithographic nanoscale memory architecture |
US6933577B2 (en) * | 2003-10-24 | 2005-08-23 | International Business Machines Corporation | High performance FET with laterally thin extension |
US7598516B2 (en) | 2005-01-07 | 2009-10-06 | International Business Machines Corporation | Self-aligned process for nanotube/nanowire FETs |
DE102005018533A1 (en) | 2005-04-21 | 2006-10-26 | Universität Augsburg | Macromolecules separating method for manufacturing carbon nano tube field effect transistors, involves applying acoustic waves on solid surface to separate and align macro molecules in surface and determining reaction of waves on molecules |
US7262991B2 (en) * | 2005-06-30 | 2007-08-28 | Intel Corporation | Nanotube- and nanocrystal-based non-volatile memory |
US7493837B2 (en) * | 2005-08-26 | 2009-02-24 | Hiwin Technologies Corp. | Partition room and spacer ball for ball screw unit |
US20070069300A1 (en) * | 2005-09-29 | 2007-03-29 | International Business Machines Corporation | Planar ultra-thin semiconductor-on-insulator channel mosfet with embedded source/drain |
US20070296052A1 (en) * | 2006-06-26 | 2007-12-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of forming silicide regions and resulting MOS devices |
US8039870B2 (en) * | 2008-01-28 | 2011-10-18 | Rf Nano Corporation | Multifinger carbon nanotube field-effect transistor |
US20080293228A1 (en) | 2007-05-25 | 2008-11-27 | Kalburge Amol M | CMOS Compatible Method of Forming Source/Drain Contacts for Self-Aligned Nanotube Devices |
WO2009023349A2 (en) * | 2007-05-25 | 2009-02-19 | Kalburge Amol M | Integrated nanotube and cmos devices for system-on-chip (soc) applications and method for forming the same |
US20080296562A1 (en) | 2007-05-31 | 2008-12-04 | Murduck James M | Methods and apparatus for fabricating carbon nanotubes and carbon nanotube devices |
US7732859B2 (en) | 2007-07-16 | 2010-06-08 | International Business Machines Corporation | Graphene-based transistor |
US7858454B2 (en) | 2007-07-31 | 2010-12-28 | Rf Nano Corporation | Self-aligned T-gate carbon nanotube field effect transistor devices and method for forming the same |
US7534675B2 (en) | 2007-09-05 | 2009-05-19 | International Business Machiens Corporation | Techniques for fabricating nanowire field-effect transistors |
US20090155963A1 (en) | 2007-12-12 | 2009-06-18 | Hawkins Gilbert A | Forming thin film transistors using ablative films |
US20090236675A1 (en) | 2008-03-21 | 2009-09-24 | National Tsing Hua University | Self-aligned field-effect transistor structure and manufacturing method thereof |
JP2009283770A (en) * | 2008-05-23 | 2009-12-03 | Renesas Technology Corp | Manufacturing method of semiconductor device |
US7687308B2 (en) | 2008-08-15 | 2010-03-30 | Texas Instruments Incorporated | Method for fabricating carbon nanotube transistors on a silicon or SOI substrate |
US7858990B2 (en) | 2008-08-29 | 2010-12-28 | Advanced Micro Devices, Inc. | Device and process of forming device with pre-patterned trench and graphene-based device structure formed therein |
WO2010144856A2 (en) * | 2009-06-11 | 2010-12-16 | Etamota Corporation | Techniques to enhance selectivity of electrical breakdown of carbon nanotubes |
US9368599B2 (en) | 2010-06-22 | 2016-06-14 | International Business Machines Corporation | Graphene/nanostructure FET with self-aligned contact and gate |
-
2010
- 2010-06-22 US US12/820,341 patent/US9368599B2/en active Active
-
2011
- 2011-05-31 GB GB1211842.8A patent/GB2494017B/en active Active
- 2011-05-31 DE DE112011100901.1T patent/DE112011100901B4/en active Active
- 2011-05-31 WO PCT/EP2011/058923 patent/WO2011160922A1/en active Application Filing
- 2011-05-31 CN CN2011800241996A patent/CN102893381A/en active Pending
- 2011-06-17 TW TW100121191A patent/TWI539528B/en not_active IP Right Cessation
-
2012
- 2012-08-09 US US13/570,275 patent/US20120298949A1/en not_active Abandoned
-
2021
- 2021-12-06 US US17/542,566 patent/US20220093772A1/en active Pending
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060226424A1 (en) * | 2005-04-07 | 2006-10-12 | Gee-Sung Chae | Thin film transistor and method of fabricating the same |
US7172954B2 (en) * | 2005-05-05 | 2007-02-06 | Infineon Technologies Ag | Implantation process in semiconductor fabrication |
US20080151603A1 (en) * | 2005-11-21 | 2008-06-26 | Marko Radosavljevic | Transistor for non volatile memory devices having a carbon nanotube channel and electrically floating quantum dots in its gate dielectric |
US20090224230A1 (en) * | 2006-06-09 | 2009-09-10 | Aaron Anthony Pesetski | Carbon nanotube field effect transistor |
US20080128760A1 (en) * | 2006-12-04 | 2008-06-05 | Electronics And Telecommunications Research Institute | Schottky barrier nanowire field effect transistor and method for fabricating the same |
US20080315183A1 (en) * | 2007-03-23 | 2008-12-25 | Atsuhiro Kinoshita | Semiconductor device with carbon nanotube channel and manufacturing method thereof |
US20100252810A1 (en) * | 2009-04-03 | 2010-10-07 | International Business Machines Corporation | Gate patterning of nano-channel devices |
Non-Patent Citations (1)
Title |
---|
Martel et al., "Ambipolar Electrical Transport in Semiconducting Single-Wall Carbon Nanotubes", Physical Review Letters, Volume 87, Number 25, 256805, 17 December 2001 * |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9368599B2 (en) | 2010-06-22 | 2016-06-14 | International Business Machines Corporation | Graphene/nanostructure FET with self-aligned contact and gate |
US8741756B2 (en) | 2012-08-13 | 2014-06-03 | International Business Machines Corporation | Contacts-first self-aligned carbon nanotube transistor with gate-all-around |
US8796096B2 (en) | 2012-12-04 | 2014-08-05 | International Business Machines Corporation | Self-aligned double-gate graphene transistor |
US8803132B2 (en) | 2012-12-04 | 2014-08-12 | International Business Machines Corporation | Self-aligned double-gate graphene transistor |
GB2523936A (en) * | 2012-12-05 | 2015-09-09 | Ibm | Gate-all-around carbon nanotube transistor with doped spacers |
WO2014088653A1 (en) * | 2012-12-05 | 2014-06-12 | International Business Machines Corporation | Gate-all-around carbon nanotube transistor with doped spacers |
US9000499B2 (en) | 2012-12-05 | 2015-04-07 | International Business Machines Corporation | Gate-all-around carbon nanotube transistor with selectively doped spacers |
WO2014093681A3 (en) * | 2012-12-13 | 2014-08-07 | Qiliang Li | High performance topological insulator transistors |
WO2014093681A2 (en) * | 2012-12-13 | 2014-06-19 | Qiliang Li | High performance topological insulator transistors |
US11001497B2 (en) * | 2012-12-13 | 2021-05-11 | George Mason University | High performance topological insulator transistors |
WO2017078750A1 (en) * | 2015-11-05 | 2017-05-11 | Texas Instruments Incorporated | Graphene fet with graphitic interface layer at contacts |
US9882008B2 (en) | 2015-11-05 | 2018-01-30 | Texas Instruments Incorporated | Graphene FET with graphitic interface layer at contacts |
US10181516B2 (en) | 2015-11-05 | 2019-01-15 | Texas Instruments Incorporated | Graphene FET with graphitic interface layer at contacts |
US10593763B2 (en) | 2015-11-05 | 2020-03-17 | Texas Instruments Incorporated | Graphene FET with graphitic interface layer at contacts |
US10923567B2 (en) | 2015-11-05 | 2021-02-16 | Texas Instruments Incorporated | Graphene FET with graphitic interface layer at contacts |
US10505048B1 (en) | 2018-08-30 | 2019-12-10 | International Business Machines Corporation | Self-aligned source/drain contact for vertical field effect transistor |
US10944013B2 (en) | 2018-08-30 | 2021-03-09 | International Business Machines Corporation | Self-aligned source/drain contact for vertical field effect transistor |
Also Published As
Publication number | Publication date |
---|---|
GB2494017B (en) | 2014-04-23 |
TWI539528B (en) | 2016-06-21 |
US20220093772A1 (en) | 2022-03-24 |
GB2494017A (en) | 2013-02-27 |
DE112011100901B4 (en) | 2015-10-22 |
DE112011100901T5 (en) | 2013-01-03 |
WO2011160922A1 (en) | 2011-12-29 |
CN102893381A (en) | 2013-01-23 |
TW201214578A (en) | 2012-04-01 |
US9368599B2 (en) | 2016-06-14 |
US20110309334A1 (en) | 2011-12-22 |
GB201211842D0 (en) | 2012-08-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20220093772A1 (en) | Graphene/nanostructure fet with self-aligned contact and gate | |
US7732859B2 (en) | Graphene-based transistor | |
US8105928B2 (en) | Graphene based switching device having a tunable bandgap | |
US8193032B2 (en) | Ultrathin spacer formation for carbon-based FET | |
US8004024B2 (en) | Field effect transistor | |
KR101033445B1 (en) | Self-aligned process for nanotube/nanowire fets | |
US8785911B2 (en) | Graphene or carbon nanotube devices with localized bottom gates and gate dielectric | |
US8361853B2 (en) | Graphene nanoribbons, method of fabrication and their use in electronic devices | |
KR102156320B1 (en) | Inverter including two-dimensional material, method of manufacturing the same and logic device including inverter | |
US20110233513A1 (en) | Enhanced bonding interfaces on carbon-based materials for nanoelectronic devices | |
US8841652B2 (en) | Self aligned carbide source/drain FET | |
CN112447908A (en) | Semiconductor device and method of forming the same | |
US9647169B2 (en) | Light emitting diode (LED) using carbon materials |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |