US20120251968A1 - Process for producing semiconductor device and apparatus therefor - Google Patents

Process for producing semiconductor device and apparatus therefor Download PDF

Info

Publication number
US20120251968A1
US20120251968A1 US13/523,007 US201213523007A US2012251968A1 US 20120251968 A1 US20120251968 A1 US 20120251968A1 US 201213523007 A US201213523007 A US 201213523007A US 2012251968 A1 US2012251968 A1 US 2012251968A1
Authority
US
United States
Prior art keywords
heating unit
semiconductor device
interior
producing
solder bumps
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/523,007
Inventor
Hiroyuki Matsui
Yutaka Makino
Yoshito Akutagawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Semiconductor Ltd
Original Assignee
Fujitsu Semiconductor Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Semiconductor Ltd filed Critical Fujitsu Semiconductor Ltd
Priority to US13/523,007 priority Critical patent/US20120251968A1/en
Publication of US20120251968A1 publication Critical patent/US20120251968A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67011—Apparatus for manufacture or treatment
    • H01L21/67098—Apparatus for thermal treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67011—Apparatus for manufacture or treatment
    • H01L21/67098—Apparatus for thermal treatment
    • H01L21/67115—Apparatus for thermal treatment mainly by radiation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/741—Apparatus for manufacturing means for bonding, e.g. connectors
    • H01L24/742—Apparatus for manufacturing bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/1146—Plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/1147—Manufacturing methods using a lift-off mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/118—Post-treatment of the bump connector
    • H01L2224/1181—Cleaning, e.g. oxide removal step, desmearing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/118—Post-treatment of the bump connector
    • H01L2224/11848—Thermal treatments, e.g. annealing, controlled cooling
    • H01L2224/11849—Reflowing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81009—Pre-treatment of the bump connector or the bonding area
    • H01L2224/8101—Cleaning the bump connector, e.g. oxide removal step, desmearing
    • H01L2224/81012—Mechanical cleaning, e.g. abrasion using hydro blasting, brushes, ultrasonic cleaning, dry ice blasting, gas-flow
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01057—Lanthanum [La]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/38—Effects and problems related to the device integration
    • H01L2924/384—Bump effects
    • H01L2924/3841—Solder bridging

Definitions

  • the present embodiment relates to a process for producing a semiconductor device and an apparatus.
  • the substrate is placed in the interior of a heat treatment chamber and heated from a rear surface thereof so that the bumps are melted and reflowed.
  • Japanese Laid-open Patent Publication No. 2002-210555 and Japanese Laid-open Patent Publication No. 7-164141 disclose a technique for introducing formic acid or the like into the interior of a heat treatment chamber in order to reduce and remove an oxide film formed on a surface of a bump at the time of reflow processing.
  • FIG. 7A to FIG. 7C are schematic views for explaining a problem of a conventional reflow processing technique of solder bumps.
  • an upper drawing and a lower drawing respectively illustrate a state in the interior of a heat treatment chamber and a state in which solder bumps in a rectangular frame in the upper drawing are enlarged.
  • a semiconductor wafer 110 having solder bumps 112 each provided on a plurality of electrode terminals 111 formed on a front surface thereof is placed on support pins 102 in the interior of a heat treatment chamber 101 .
  • the solder bump 112 is formed in a so-called overhang shape in which its superior portion (umbrella-shaped portion) 112 b is larger than its inferior portion 112 a (bottom portion) using, for instance, a plating method.
  • a reducing gas which is formic acid in this case, is introduced into the interior of the heat treatment chamber 101 , and the interior of the heat treatment chamber 101 is heated at given temperature not lower than a reducing temperature of a surface oxide film (not illustrated) formed on a surface of the solder bump 112 and not higher than a melting temperature of the solder bump 112 by a heater 104 disposed at a lower portion in the interior of the heat treatment chamber 101 , namely, at a place at which it faces a rear surface of the semiconductor wafer 110 .
  • the surface oxide film is removed and a surface of the solder bump 112 is in a state of being exposed, as illustrated in the lower drawing of FIG. 7A .
  • a substrate moving mechanism (not illustrated) drives the support pins 102 in a longitudinal direction so that the support pins 102 are moved downward to be approximated to the heater 104 .
  • the heater 104 heats the semiconductor wafer 110 from its rear surface at given temperature not lower than the melting temperature of the solder bump 112 . Since the solder bump 112 is heated from below in this heat treatment, a timing at which the melting starts is different between the inferior portion 112 a and the superior portion 112 b of the solder bump 112 , and the melting is precedently started from the inferior portion 112 a.
  • a substrate processing process includes: first melting by heating only a superior portion of a bump formed on an electrode on one principle surface of a semiconductor substrate; and second melting the entire bump by also heating an inferior portion of the bump.
  • an apparatus for producing a semiconductor device of the present embodiment includes: a first heating unit provided at an upper portion in the interior of a chamber; and a second heating unit provided at a lower portion in the interior of the chamber.
  • FIG. 1 is a schematic view illustrating a schematic configuration of an apparatus for producing a semiconductor device according to the present embodiment
  • FIG. 2A is a schematic sectional view illustrating a process for forming solder bumps used in the present embodiment in sequence of process steps;
  • FIG. 2B is a schematic sectional view illustrating the process for forming solder bumps used in the present embodiment in sequence of process steps following FIG. 2A ;
  • FIG. 2C is a schematic sectional view illustrating the process for forming solder bumps used in the present embodiment in sequence of process steps following FIG. 2B ;
  • FIG. 2D is a schematic sectional view illustrating the process for forming solder bumps used in the present embodiment in sequence of process steps following FIG. 2C ;
  • FIG. 3A is a schematic view illustrating a substrate processing process according to the present embodiment in sequence of process steps
  • FIG. 3B is a schematic view illustrating the substrate processing process according to the present embodiment in sequence of process steps following FIG. 3A ;
  • FIG. 3C is a schematic view illustrating the substrate processing process according to the present embodiment in sequence of process steps following FIG. 3B ;
  • FIG. 4A is a schematic view illustrating the substrate processing process according to the present embodiment in sequence of process steps following FIG. 3C ;
  • FIG. 4B is a schematic view illustrating the substrate processing process according to the present embodiment in sequence of process steps following FIG. 4A ;
  • FIG. 4C is a schematic view illustrating the substrate processing process according to the present embodiment in sequence of process steps following FIG. 4B ;
  • FIG. 5A is a schematic view illustrating the substrate processing process according to the present embodiment in sequence of process steps following FIG. 4C ;
  • FIG. 5B is a schematic view illustrating the substrate processing process according to the present embodiment in sequence of process steps following FIG. 5A ;
  • FIG. 6 is a schematic sectional view illustrating an example of another semiconductor wafer to be a processing object of the present embodiment
  • FIG. 7A is a schematic view for explaining a problem of a conventional reflow processing technique of solder bumps
  • FIG. 7B is a schematic view for explaining the problem of the conventional reflow processing technique of solder bumps following FIG. 7A ;
  • FIG. 7C is a schematic view for explaining the problem of the conventional reflow processing technique of solder bumps following FIG. 7B .
  • the present inventor has paid attention to the fact that a short circuit between neighboring bumps at the time of reflow of the bumps is occurred because the bumps are heated from below, and has come up with the present embodiment.
  • a superior portion of a bump is first heated at given temperature not lower than a melting temperature of the bump so that the melting is precedently started from the superior portion.
  • an inferior portion of the bump is heated at given temperature not lower than the melting temperature of the bump, to thereby melt the inferior portion.
  • the superior portion of the bump is in a state of having already started melting with a solder viscosity lowered, so that when the inferior portion melts, the bump attains substantially homogeneous melting without bias, taking a substantially spherical (or semispherical) stable configuration. Therefore, even when a thermal vibration or the like occurs, as the stable configuration is accomplished, there is no apprehension of lean, fall, etc. of the bump, and the respective bumps attain desired and good reflow condition without short circuiting between those neighboring to each other.
  • the present inventor has come up with a concrete configuration of an apparatus for producing a semiconductor device realizing the above heat treatment.
  • the apparatus for producing the semiconductor device of the present embodiment adopts a configuration in which a first heating unit facing a front surface of a substrate and a second heating unit facing a rear surface of the substrate are respectively disposed in the interior of a heat treatment chamber, and each of the respective heating units can independently or simultaneously perform heat control.
  • a substrate moving unit relatively moving the substrate with respect to the first heating unit or the second heating unit is disposed.
  • FIG. 1 is a schematic view illustrating a schematic configuration of an apparatus for producing a semiconductor device according to the present embodiment.
  • the apparatus for producing the semiconductor device is configured by being provided with a heat treatment chamber 1 housing a substrate to be an object to be processed, which is a semiconductor wafer in this case, support pins 2 supporting the substrate housed in the heat treatment chamber 1 , an upper heater 3 and a lower heater 4 being heating units, moving mechanisms 5 and 6 respectively moving the upper heater 3 and the lower heater 4 , a vacuum pump 7 evacuating the interior of the heat treatment chamber 1 , and a gas introducing mechanism 8 introducing an atmosphere gas into the interior of the heat treatment chamber 1 .
  • the support pins 2 support the semiconductor wafer at outer peripheral portions thereof, and four support pins 2 are arranged here (only two pins are depicted in the illustrated example). By these four support pins 2 , the semiconductor wafer is uniformly supported and fixed.
  • the support pins 2 penetrate inside the lower heater 4 , and are provided with moving mechanisms (not illustrated) moving the support pins 2 in a longitudinal direction with respect to the lower heater 4 .
  • the upper heater 3 is, for instance, an infrared lamp heater or the like provided at an upper portion, namely, at a side of a front surface (face on which solder bumps are provided) of the disposed semiconductor wafer in the interior of the heat treatment chamber 1 , and is provided with a heat control mechanism (not illustrated) with which a heating temperature and a heating time of the upper heater 3 are freely controlled to be desired ones.
  • the lower heater 4 is, for instance, an infrared lamp heater or the like provided at a lower portion, namely, at a side of a rear surface (face on which solder bumps are not provided) of the disposed semiconductor wafer in the interior of the heat treatment chamber 1 , and is provided with a heat control mechanism (not illustrated) with which a heating temperature and a heating time of the lower heater 4 are freely controlled to be desired ones.
  • the upper heater 3 and the lower heater 4 adopt configurations in which they can respectively independently or simultaneously (cooperatively) perform heat control.
  • the moving mechanism 5 freely moves the upper heater 3 in the longitudinal direction with respect to the front surface of the disposed semiconductor wafer, and in this case, it is configured by being provided with an air cylinder.
  • the moving mechanism 6 freely moves the lower heater 4 in the longitudinal direction with respect to the rear surface of the disposed semiconductor wafer, and in this case, it is configured by being provided with an air cylinder.
  • the respective moving mechanism 5 and moving mechanism 6 can be independently operated (the upper heater 3 and the lower heater 4 can be independently move-controlled by the mechanisms).
  • both the mechanisms cooperate to drive the upper heater 3 and the lower heater 4 so that a separation distance between a first heater 3 and a second heater 4 is kept constant at about 30 mm, for instance.
  • the gas introducing mechanism 8 introduces a reducing gas, which is, for instance, a predetermined amount of formic acid gas, into the interior of the heat treatment chamber 1 in order to remove an oxide film formed on a surface of the bump before reflow processing on the bump is conducted.
  • a reducing gas which is, for instance, a predetermined amount of formic acid gas
  • FIG. 2A to FIG. 2D are schematic sectional views illustrating a process for forming solder bumps used in the present embodiment in sequence of process steps.
  • FIG. 3A to FIG. 5B are schematic views illustrating a substrate processing process according to the present embodiment in sequence of process steps.
  • an upper drawing and a lower drawing respectively illustrate a state in the interior of a heat treatment chamber and a state in which solder bumps in a rectangular frame in the upper drawing are enlarged.
  • solder bumps are formed on a front surface of a semiconductor wafer.
  • FIG. 2A there is prepared a semiconductor wafer (silicon wafer) 10 in which semiconductor elements such as transistors and semiconductor memories are formed and a plurality of electrode terminals 11 to be externally connected to these semiconductor elements are formed on front surfaces thereof.
  • semiconductor wafer silicon wafer
  • a plating seed layer (not illustrated) and a resist film are coated and formed so as to cover a front surface of the semiconductor wafer 10 and the resist film is processed by lithography, to thereby form a resist mask 21 having openings 21 a from which each of the electrode terminals 11 is exposed in a state where the plating seed layer is formed on a surface thereof.
  • a solder which is an SnAg-based solder in this case, is plating-deposited on the plating seed layer exposed from the openings 21 a of the resist mask 21 by using, for instance, an electrolytic plating method, to thereby form solder bumps 12 each connected to the respective electrode terminals 11 .
  • the solder bump 12 is formed in a shape capable of obtaining a predetermined height after being reflowed, here, it is formed so that its height becomes greater than a thickness of the resist mask 21 , namely, a superior portion of the solder bump 12 protrudes from a surface of the resist mask 21 . More concretely, the solder bump 12 is formed in an umbrella shape in which the superior portion is larger than an inferior portion (portion inside the opening 21 a in which the plating is filled).
  • an SnAgCu-based solder or a PbSn-based solder may also be used instead of the SnAg-based solder.
  • the resist mask 21 is removed by asking or the like, and the plating seed layer under the resist mask 21 is removed by using predetermined chemicals.
  • the semiconductor wafer 10 is made to be in a state where each of the solder bumps 12 is formed on the respective electrode terminals 11 on the front surface thereof.
  • a pitch and a size of the solder bumps 12 formed in parallel are respectively about 200 ⁇ m and about 180 ⁇ m, for instance.
  • the semiconductor wafer 10 in a state where each of the solder bumps 12 is formed on the respective electrode terminals 11 on the front surface thereof is introduced into the interior of the heat treatment chamber 1 of the apparatus for producing the semiconductor device in FIG. 1 .
  • FIG. 3B illustrates a state where the semiconductor wafer 10 is introduced into the interior of the heat treatment chamber 1 and is supported and fixed by the support pins 2 at outer peripheral portions thereof.
  • a surface of the solder bump 12 is in a state where an oxide film 13 is formed thereon due to natural oxidation or the like.
  • the oxide film 13 is removed in the following manner prior to the reflow processing.
  • the interior of the heat treatment chamber 1 is made to be a predetermined vacuum state by driving the vacuum pump 7 , and thereafter, a reducing gas, which is a predetermined amount of formic acid gas in this case, is introduced into the interior of the heat treatment chamber 1 by the gas introducing mechanism 8 , as illustrated in the upper drawing of FIG. 3C .
  • a reducing gas which is a predetermined amount of formic acid gas in this case
  • an atmospheric temperature of the heat treatment chamber 1 is adjusted to a temperature lower than a melting temperature of the solder bump 12 and in the vicinity of a reduction starting temperature of the oxide film 13 (about ⁇ 5° C. of the reduction starting temperature), which is, for instance, about 170° C.
  • the respective solder bumps 12 are heated from the front surface side of the semiconductor wafer 10 by heat-driving the upper heater 3 .
  • the heat treatment is conducted for about 2 to 3 minutes at a temperature not lower than the reduction starting temperature of the oxide film 13 and lower than the melting temperature of the solder bump 12 , which is, for instance, about 190° C.
  • the oxide film 13 is reacted with the formic acid gas to be reduced, and is removed from the surface of the solder bump 12 , as illustrated in the lower drawing of FIG. 4A . Accordingly, the solder bump 12 is made to be in a state where its surface is exposed.
  • FIG. 4A a case is illustrated in which a separation distance between the upper heater 3 and the front surface of the semiconductor wafer 10 is adjusted to a value suitable for the heating of the respective solder bumps 12 conducted by the upper heater 3 when the semiconductor wafer 10 is supported and fixed by the support pins 2 , as illustrated in FIG. 3B .
  • the aforementioned separation distance is adjusted so that it takes a value suitable for the heating of the respective solder bumps 12 conducted by the upper heater 3 by moving the upper heater 3 using the moving mechanism 5 at the time of the heat treatment.
  • a temperature of the upper heater 3 is elevated, and the respective solder bumps 12 are continuously heated from the front surface side of the semiconductor wafer 10 .
  • the heat treatment is conducted for 1 minute or longer at a temperature not lower than the melting temperature of the solder bump 12 , which is, for instance, about 270° C.
  • a superior portion (umbrella-shaped portion) 12 b of each of the solder bumps 12 is melted in preference to (prior to) an inferior portion 12 a (bottom portion), as illustrated in the lower drawing of FIG. 4B .
  • the lower heater 4 is moved by the moving mechanism 6 so as to be approximated to a rear surface of the semiconductor wafer 10 (in the longitudinal direction), and a separation distance between the lower heater 4 and the rear surface of the semiconductor wafer 10 is adjusted to a value suitable for the heating of the respective solder bumps 12 conducted by the lower heater 4 .
  • the moving mechanism 5 operates by cooperating with the moving mechanism 6
  • the upper heater 3 is moved by the moving mechanism 5 so as to be distant from the front surface of the semiconductor wafer 10 (in the longitudinal direction) so that the separation distance between the upper heater 3 and the lower heater 4 is kept constant at, for instance, 30 mm.
  • the respective solder bumps 12 are heated from the rear surface side of the semiconductor wafer 10 by heat-driving the lower heater 4 .
  • the heat treatment is conducted for 1 minute or longer at a temperature not lower than the melting temperature of the solder bump 12 , which is, for instance, about 270° C.
  • the heat treatment by the upper heater 3 may also be continued appropriately. Since the separation distance between the upper heater 3 and the lower heater 4 is kept constant as described above, it is possible to prevent the superior portion 12 b of each of the solder bumps 12 from being excessively heated by the upper heater 3 .
  • the inferior portion (bottom portion) 12 a of each of the solder bumps 12 is melted following to the superior portion 12 b , as illustrated in the lower drawing of FIG. 4C .
  • the superior portion 12 b of each of the solder bumps 12 is in a state of having already started melting with a solder viscosity lowered, so that when the inferior portion 12 a melts, each of the solder bumps 12 attains substantially homogeneous melting without bias, taking a substantially spherical stable configuration, for example. Therefore, even when a thermal vibration or the like occurs, as the stable configuration is accomplished, there is no apprehension of lean, fall, etc. of each of the solder bumps 12 , and the respective solder bumps 12 attain desired and good reflow condition without short circuiting between those neighboring to each other.
  • the semiconductor wafer 10 is taken out from the heat treatment chamber 1 to the outside.
  • the respective solder bumps 12 of the semiconductor wafer 10 are kept in good and substantially spherical shapes at the time of reflow without short circuit or the like between those neighboring to each other.
  • each of the solder bumps 12 of the semiconductor wafer 10 is formed in a so-called mushroom shape in which its superior portion 12 b is larger than the inferior portion 12 a
  • the present embodiment is not limited to this solder bump 12 .
  • a semiconductor wafer 10 having electrode terminals 11 formed thereon on which solder bumps 22 having straight shapes (a superior portion and an inferior portion have the same shape) are formed by an electrolytic plating method as illustrated in FIG. 6 may also be a processing object.
  • the present embodiment it is possible to realize a highly reliable product by realizing a good and desired bump reflow while reducing a distance between neighboring bumps yet without short circuiting between the bumps in order to meet a demand for further miniaturization and high integration of semiconductor devices and electronic components.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Toxicology (AREA)
  • Health & Medical Sciences (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

A process for producing a semiconductor device, includes: first melting by heating only a superior portion of a bump formed on an electrode on one principle surface of a semiconductor substrate; and second melting the entire bump by also heating an inferior portion of the bump.

Description

    FIELD
  • The present embodiment relates to a process for producing a semiconductor device and an apparatus.
    • BACKGROUND
  • Conventionally, in order to reflow bumps each provided on a plurality of electrodes formed on a front surface of a substrate such as, for instance, solder bumps when producing semiconductor devices and electronic components, the substrate is placed in the interior of a heat treatment chamber and heated from a rear surface thereof so that the bumps are melted and reflowed.
  • Japanese Laid-open Patent Publication No. 2002-210555 and Japanese Laid-open Patent Publication No. 7-164141 disclose a technique for introducing formic acid or the like into the interior of a heat treatment chamber in order to reduce and remove an oxide film formed on a surface of a bump at the time of reflow processing.
  • In recent years, further miniaturization and high integration of semiconductor devices and electronic components have been developed, and according to this, a distance between electrodes on a front surface of a substrate, namely, a distance between solder bumps is required to be reduced. There arise problems as follows due to the reduction in the distance between the bumps.
  • FIG. 7A to FIG. 7C are schematic views for explaining a problem of a conventional reflow processing technique of solder bumps. In FIG. 7A to FIG. 7C, an upper drawing and a lower drawing respectively illustrate a state in the interior of a heat treatment chamber and a state in which solder bumps in a rectangular frame in the upper drawing are enlarged.
  • First, as illustrated in the upper drawing of FIG. 7A, a semiconductor wafer 110 having solder bumps 112 each provided on a plurality of electrode terminals 111 formed on a front surface thereof is placed on support pins 102 in the interior of a heat treatment chamber 101. Here, a case is illustrated where the solder bump 112 is formed in a so-called overhang shape in which its superior portion (umbrella-shaped portion) 112 b is larger than its inferior portion 112 a (bottom portion) using, for instance, a plating method.
  • Next, a reducing gas, which is formic acid in this case, is introduced into the interior of the heat treatment chamber 101, and the interior of the heat treatment chamber 101 is heated at given temperature not lower than a reducing temperature of a surface oxide film (not illustrated) formed on a surface of the solder bump 112 and not higher than a melting temperature of the solder bump 112 by a heater 104 disposed at a lower portion in the interior of the heat treatment chamber 101, namely, at a place at which it faces a rear surface of the semiconductor wafer 110. At this time, the surface oxide film is removed and a surface of the solder bump 112 is in a state of being exposed, as illustrated in the lower drawing of FIG. 7A.
  • Subsequently, as illustrated in the upper drawing of FIG. 7B, a substrate moving mechanism (not illustrated) drives the support pins 102 in a longitudinal direction so that the support pins 102 are moved downward to be approximated to the heater 104. Under this state, the heater 104 heats the semiconductor wafer 110 from its rear surface at given temperature not lower than the melting temperature of the solder bump 112. Since the solder bump 112 is heated from below in this heat treatment, a timing at which the melting starts is different between the inferior portion 112 a and the superior portion 112 b of the solder bump 112, and the melting is precedently started from the inferior portion 112 a.
  • At this time, when a separation distance between neighboring solder bumps 112 is small, the neighboring solder bumps 112 come in contact at the superior portions 112 b, as illustrated in the lower drawing of FIG. 7B. This is caused by a lean and fall of the solder bumps 112 due to a thermal vibration or the like since a solder viscosity of the inferior portion 112 a is lowered by the above heating yet the superior portion 112 b is close to an unmelting state. When the separation distance between the neighboring solder bumps 112 is relatively large, the contact between the neighboring solder bumps 112 does not occur even if the solder bumps 112 are leaned, but, as the separation distance becomes smaller, a probability of contact becomes higher.
  • The once contacted solder bumps 112 maintain the contacted state even being completely melted by the above heating. Accordingly, there is a problem that a bridge 113 is formed between the contacted solder bumps 112 and a short circuit is occurred, as illustrated in FIG. 7C.
    • SUMMARY
  • According to an aspect of the embodiment, a substrate processing process includes: first melting by heating only a superior portion of a bump formed on an electrode on one principle surface of a semiconductor substrate; and second melting the entire bump by also heating an inferior portion of the bump.
  • According to another aspect of the embodiment, an apparatus for producing a semiconductor device of the present embodiment includes: a first heating unit provided at an upper portion in the interior of a chamber; and a second heating unit provided at a lower portion in the interior of the chamber.
  • The object and advantages of the invention will be realized and attained by means of the elements and combinations particularly pointed out in the appended claims.
  • It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.
    • BRIEF DESCRIPTION OF DRAWING(S)
  • FIG. 1 is a schematic view illustrating a schematic configuration of an apparatus for producing a semiconductor device according to the present embodiment;
  • FIG. 2A is a schematic sectional view illustrating a process for forming solder bumps used in the present embodiment in sequence of process steps;
  • FIG. 2B is a schematic sectional view illustrating the process for forming solder bumps used in the present embodiment in sequence of process steps following FIG. 2A;
  • FIG. 2C is a schematic sectional view illustrating the process for forming solder bumps used in the present embodiment in sequence of process steps following FIG. 2B;
  • FIG. 2D is a schematic sectional view illustrating the process for forming solder bumps used in the present embodiment in sequence of process steps following FIG. 2C;
  • FIG. 3A is a schematic view illustrating a substrate processing process according to the present embodiment in sequence of process steps;
  • FIG. 3B is a schematic view illustrating the substrate processing process according to the present embodiment in sequence of process steps following FIG. 3A;
  • FIG. 3C is a schematic view illustrating the substrate processing process according to the present embodiment in sequence of process steps following FIG. 3B;
  • FIG. 4A is a schematic view illustrating the substrate processing process according to the present embodiment in sequence of process steps following FIG. 3C;
  • FIG. 4B is a schematic view illustrating the substrate processing process according to the present embodiment in sequence of process steps following FIG. 4A;
  • FIG. 4C is a schematic view illustrating the substrate processing process according to the present embodiment in sequence of process steps following FIG. 4B;
  • FIG. 5A is a schematic view illustrating the substrate processing process according to the present embodiment in sequence of process steps following FIG. 4C;
  • FIG. 5B is a schematic view illustrating the substrate processing process according to the present embodiment in sequence of process steps following FIG. 5A;
  • FIG. 6 is a schematic sectional view illustrating an example of another semiconductor wafer to be a processing object of the present embodiment;
  • FIG. 7A is a schematic view for explaining a problem of a conventional reflow processing technique of solder bumps;
  • FIG. 7B is a schematic view for explaining the problem of the conventional reflow processing technique of solder bumps following FIG. 7A; and
  • FIG. 7C is a schematic view for explaining the problem of the conventional reflow processing technique of solder bumps following FIG. 7B.
    •  DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Basic Gist of the Present Embodiment
  • The present inventor has paid attention to the fact that a short circuit between neighboring bumps at the time of reflow of the bumps is occurred because the bumps are heated from below, and has come up with the present embodiment. In the present embodiment, at the time of reflow, a superior portion of a bump is first heated at given temperature not lower than a melting temperature of the bump so that the melting is precedently started from the superior portion. Subsequently, an inferior portion of the bump is heated at given temperature not lower than the melting temperature of the bump, to thereby melt the inferior portion. At this time, the superior portion of the bump is in a state of having already started melting with a solder viscosity lowered, so that when the inferior portion melts, the bump attains substantially homogeneous melting without bias, taking a substantially spherical (or semispherical) stable configuration. Therefore, even when a thermal vibration or the like occurs, as the stable configuration is accomplished, there is no apprehension of lean, fall, etc. of the bump, and the respective bumps attain desired and good reflow condition without short circuiting between those neighboring to each other.
  • Further, the present inventor has come up with a concrete configuration of an apparatus for producing a semiconductor device realizing the above heat treatment. In order to freely perform respective heat treatments on a superior portion and on an inferior portion of a bump, the apparatus for producing the semiconductor device of the present embodiment adopts a configuration in which a first heating unit facing a front surface of a substrate and a second heating unit facing a rear surface of the substrate are respectively disposed in the interior of a heat treatment chamber, and each of the respective heating units can independently or simultaneously perform heat control.
  • Furthermore, in the apparatus for producing the semiconductor device of the present embodiment, a substrate moving unit relatively moving the substrate with respect to the first heating unit or the second heating unit is disposed. With this configuration, a position of the substrate can be adjusted so that when either of the front surface and the rear surface of the substrate is heated, the other one is not affected by the heating.
    • Preferred Embodiment to which Present Embodiment is Applied
  • FIG. 1 is a schematic view illustrating a schematic configuration of an apparatus for producing a semiconductor device according to the present embodiment.
  • The apparatus for producing the semiconductor device is configured by being provided with a heat treatment chamber 1 housing a substrate to be an object to be processed, which is a semiconductor wafer in this case, support pins 2 supporting the substrate housed in the heat treatment chamber 1, an upper heater 3 and a lower heater 4 being heating units, moving mechanisms 5 and 6 respectively moving the upper heater 3 and the lower heater 4, a vacuum pump 7 evacuating the interior of the heat treatment chamber 1, and a gas introducing mechanism 8 introducing an atmosphere gas into the interior of the heat treatment chamber 1.
  • The support pins 2 support the semiconductor wafer at outer peripheral portions thereof, and four support pins 2 are arranged here (only two pins are depicted in the illustrated example). By these four support pins 2, the semiconductor wafer is uniformly supported and fixed. The support pins 2 penetrate inside the lower heater 4, and are provided with moving mechanisms (not illustrated) moving the support pins 2 in a longitudinal direction with respect to the lower heater 4.
  • The upper heater 3 is, for instance, an infrared lamp heater or the like provided at an upper portion, namely, at a side of a front surface (face on which solder bumps are provided) of the disposed semiconductor wafer in the interior of the heat treatment chamber 1, and is provided with a heat control mechanism (not illustrated) with which a heating temperature and a heating time of the upper heater 3 are freely controlled to be desired ones.
  • The lower heater 4 is, for instance, an infrared lamp heater or the like provided at a lower portion, namely, at a side of a rear surface (face on which solder bumps are not provided) of the disposed semiconductor wafer in the interior of the heat treatment chamber 1, and is provided with a heat control mechanism (not illustrated) with which a heating temperature and a heating time of the lower heater 4 are freely controlled to be desired ones.
  • Note that the upper heater 3 and the lower heater 4 adopt configurations in which they can respectively independently or simultaneously (cooperatively) perform heat control.
  • The moving mechanism 5 freely moves the upper heater 3 in the longitudinal direction with respect to the front surface of the disposed semiconductor wafer, and in this case, it is configured by being provided with an air cylinder.
  • The moving mechanism 6 freely moves the lower heater 4 in the longitudinal direction with respect to the rear surface of the disposed semiconductor wafer, and in this case, it is configured by being provided with an air cylinder.
  • The respective moving mechanism 5 and moving mechanism 6 can be independently operated (the upper heater 3 and the lower heater 4 can be independently move-controlled by the mechanisms). In the present embodiment, in addition to the independent operating function, both the mechanisms cooperate to drive the upper heater 3 and the lower heater 4 so that a separation distance between a first heater 3 and a second heater 4 is kept constant at about 30 mm, for instance. By adopting this configuration, when the front surface of the substrate is heated by the upper heater 3, for instance, it is not affected by the heating from the lower heater 4.
  • The gas introducing mechanism 8 introduces a reducing gas, which is, for instance, a predetermined amount of formic acid gas, into the interior of the heat treatment chamber 1 in order to remove an oxide film formed on a surface of the bump before reflow processing on the bump is conducted.
  • Hereinafter, a processing process using the apparatus for producing the semiconductor device in FIG. 1 will be described.
  • FIG. 2A to FIG. 2D are schematic sectional views illustrating a process for forming solder bumps used in the present embodiment in sequence of process steps. FIG. 3A to FIG. 5B are schematic views illustrating a substrate processing process according to the present embodiment in sequence of process steps. Here, in FIG. 3C and FIG. 4A to FIG. 4C, an upper drawing and a lower drawing respectively illustrate a state in the interior of a heat treatment chamber and a state in which solder bumps in a rectangular frame in the upper drawing are enlarged.
  • At the beginning, solder bumps are formed on a front surface of a semiconductor wafer.
  • First, as illustrated in FIG. 2A, there is prepared a semiconductor wafer (silicon wafer) 10 in which semiconductor elements such as transistors and semiconductor memories are formed and a plurality of electrode terminals 11 to be externally connected to these semiconductor elements are formed on front surfaces thereof.
  • Subsequently, as illustrated in FIG. 2B, a plating seed layer (not illustrated) and a resist film are coated and formed so as to cover a front surface of the semiconductor wafer 10 and the resist film is processed by lithography, to thereby form a resist mask 21 having openings 21 a from which each of the electrode terminals 11 is exposed in a state where the plating seed layer is formed on a surface thereof.
  • Subsequently, as illustrated in FIG. 2C, a solder, which is an SnAg-based solder in this case, is plating-deposited on the plating seed layer exposed from the openings 21 a of the resist mask 21 by using, for instance, an electrolytic plating method, to thereby form solder bumps 12 each connected to the respective electrode terminals 11.
  • The solder bump 12 is formed in a shape capable of obtaining a predetermined height after being reflowed, here, it is formed so that its height becomes greater than a thickness of the resist mask 21, namely, a superior portion of the solder bump 12 protrudes from a surface of the resist mask 21. More concretely, the solder bump 12 is formed in an umbrella shape in which the superior portion is larger than an inferior portion (portion inside the opening 21 a in which the plating is filled).
  • Further, as a plating material of the solder bump 12, an SnAgCu-based solder or a PbSn-based solder may also be used instead of the SnAg-based solder.
  • Subsequently, as illustrated in FIG. 2D, the resist mask 21 is removed by asking or the like, and the plating seed layer under the resist mask 21 is removed by using predetermined chemicals. By going through the above-described steps, the semiconductor wafer 10 is made to be in a state where each of the solder bumps 12 is formed on the respective electrode terminals 11 on the front surface thereof. At this time, a pitch and a size of the solder bumps 12 formed in parallel are respectively about 200 μm and about 180 μm, for instance.
  • Next, reflow processing is performed on the respective solder bumps 12 of the semiconductor wafer 10.
  • First, as illustrated in FIG. 3A, the semiconductor wafer 10 in a state where each of the solder bumps 12 is formed on the respective electrode terminals 11 on the front surface thereof is introduced into the interior of the heat treatment chamber 1 of the apparatus for producing the semiconductor device in FIG. 1.
  • FIG. 3B illustrates a state where the semiconductor wafer 10 is introduced into the interior of the heat treatment chamber 1 and is supported and fixed by the support pins 2 at outer peripheral portions thereof.
  • Here, as illustrated in the lower drawing of FIG. 3C, a surface of the solder bump 12 is in a state where an oxide film 13 is formed thereon due to natural oxidation or the like. In the present embodiment, the oxide film 13 is removed in the following manner prior to the reflow processing.
  • First, the interior of the heat treatment chamber 1 is made to be a predetermined vacuum state by driving the vacuum pump 7, and thereafter, a reducing gas, which is a predetermined amount of formic acid gas in this case, is introduced into the interior of the heat treatment chamber 1 by the gas introducing mechanism 8, as illustrated in the upper drawing of FIG. 3C. When introducing the formic acid gas, an atmospheric temperature of the heat treatment chamber 1 is adjusted to a temperature lower than a melting temperature of the solder bump 12 and in the vicinity of a reduction starting temperature of the oxide film 13 (about ±5° C. of the reduction starting temperature), which is, for instance, about 170° C.
  • Subsequently, as illustrated in the upper drawing of FIG. 4A, the respective solder bumps 12 are heated from the front surface side of the semiconductor wafer 10 by heat-driving the upper heater 3. Here, the heat treatment is conducted for about 2 to 3 minutes at a temperature not lower than the reduction starting temperature of the oxide film 13 and lower than the melting temperature of the solder bump 12, which is, for instance, about 190° C. By conducting this heat treatment, the oxide film 13 is reacted with the formic acid gas to be reduced, and is removed from the surface of the solder bump 12, as illustrated in the lower drawing of FIG. 4A. Accordingly, the solder bump 12 is made to be in a state where its surface is exposed.
  • Note that in the upper drawing of FIG. 4A, a case is illustrated in which a separation distance between the upper heater 3 and the front surface of the semiconductor wafer 10 is adjusted to a value suitable for the heating of the respective solder bumps 12 conducted by the upper heater 3 when the semiconductor wafer 10 is supported and fixed by the support pins 2, as illustrated in FIG. 3B. Here, it is also possible to configure that the aforementioned separation distance is adjusted so that it takes a value suitable for the heating of the respective solder bumps 12 conducted by the upper heater 3 by moving the upper heater 3 using the moving mechanism 5 at the time of the heat treatment.
  • Subsequently, as illustrated in the upper drawing of FIG. 4B, a temperature of the upper heater 3 is elevated, and the respective solder bumps 12 are continuously heated from the front surface side of the semiconductor wafer 10. Here, the heat treatment is conducted for 1 minute or longer at a temperature not lower than the melting temperature of the solder bump 12, which is, for instance, about 270° C. By conducting this heat treatment, a superior portion (umbrella-shaped portion) 12 b of each of the solder bumps 12 is melted in preference to (prior to) an inferior portion 12 a (bottom portion), as illustrated in the lower drawing of FIG. 4B.
  • Subsequently, as illustrated in the upper drawing of FIG. 4C, the lower heater 4 is moved by the moving mechanism 6 so as to be approximated to a rear surface of the semiconductor wafer 10 (in the longitudinal direction), and a separation distance between the lower heater 4 and the rear surface of the semiconductor wafer 10 is adjusted to a value suitable for the heating of the respective solder bumps 12 conducted by the lower heater 4. Here, when the lower heater 4 is moved by the moving mechanism 6, the moving mechanism 5 operates by cooperating with the moving mechanism 6, and the upper heater 3 is moved by the moving mechanism 5 so as to be distant from the front surface of the semiconductor wafer 10 (in the longitudinal direction) so that the separation distance between the upper heater 3 and the lower heater 4 is kept constant at, for instance, 30 mm.
  • Subsequently, the respective solder bumps 12 are heated from the rear surface side of the semiconductor wafer 10 by heat-driving the lower heater 4. Here, the heat treatment is conducted for 1 minute or longer at a temperature not lower than the melting temperature of the solder bump 12, which is, for instance, about 270° C. In this case, the heat treatment by the upper heater 3 may also be continued appropriately. Since the separation distance between the upper heater 3 and the lower heater 4 is kept constant as described above, it is possible to prevent the superior portion 12 b of each of the solder bumps 12 from being excessively heated by the upper heater 3.
  • By conducting this heat treatment, the inferior portion (bottom portion) 12 a of each of the solder bumps 12 is melted following to the superior portion 12 b, as illustrated in the lower drawing of FIG. 4C. At this time, the superior portion 12 b of each of the solder bumps 12 is in a state of having already started melting with a solder viscosity lowered, so that when the inferior portion 12 a melts, each of the solder bumps 12 attains substantially homogeneous melting without bias, taking a substantially spherical stable configuration, for example. Therefore, even when a thermal vibration or the like occurs, as the stable configuration is accomplished, there is no apprehension of lean, fall, etc. of each of the solder bumps 12, and the respective solder bumps 12 attain desired and good reflow condition without short circuiting between those neighboring to each other.
  • Subsequently, the heat-driving of the upper heater 3 and the lower heater 4 is stopped, and positions of the upper heater 3 and the lower heater 4 are returned to the initial states by the moving mechanisms 5 and 6, as illustrated in FIG. 5A. Thereafter, the formic acid gas in the interior of the heat treatment chamber 1 is discharged by driving the vacuum pump 7.
  • Subsequently, as illustrated in FIG. 5B, the semiconductor wafer 10 is taken out from the heat treatment chamber 1 to the outside. At this time, the respective solder bumps 12 of the semiconductor wafer 10 are kept in good and substantially spherical shapes at the time of reflow without short circuit or the like between those neighboring to each other.
  • As has been described above, according to the present embodiment, it is possible to realize a highly reliable product by realizing a good and desired bump reflow while reducing a distance between neighboring solder bumps 12 yet without short circuiting between the solder bumps 12 in order to meet a demand for further miniaturization and high integration of semiconductor devices and electronic components.
  • Note that although the present embodiment illustrates a case where each of the solder bumps 12 of the semiconductor wafer 10 is formed in a so-called mushroom shape in which its superior portion 12 b is larger than the inferior portion 12 a, the present embodiment is not limited to this solder bump 12. For example, a semiconductor wafer 10 having electrode terminals 11 formed thereon on which solder bumps 22 having straight shapes (a superior portion and an inferior portion have the same shape) are formed by an electrolytic plating method as illustrated in FIG. 6 may also be a processing object.
  • When the straight-shaped solder bumps 22 are formed and the reflow processing is conducted by the conventional substrate processing process illustrated in FIG. 7A to FIG. 7B, there is a similar apprehension of lean, fall and short circuit of the solder bumps 12, although which is not significant. Accordingly, by applying a substrate processing process similar to the one in the present embodiment, it is possible to obtain the semiconductor wafer 10 on which the respective solder bumps 22 are formed in good and substantially spherical shapes at the time of reflow without short circuit or the like between those neighboring to each other, similar to the case of FIG. 5B, for instance.
    • INDUSTRIAL APPLICABILITY
  • According to the present embodiment, it is possible to realize a highly reliable product by realizing a good and desired bump reflow while reducing a distance between neighboring bumps yet without short circuiting between the bumps in order to meet a demand for further miniaturization and high integration of semiconductor devices and electronic components.

Claims (9)

1-6. (canceled)
7. An apparatus for producing a semiconductor device, comprising:
a first heating unit provided at an upper portion in the interior of a chamber; and
a second heating unit provided at a lower portion in the interior of the chamber.
8. The apparatus for producing the semiconductor device according to claim 7,
wherein each of the first heating unit and the second heating unit independently or simultaneously performs heat control.
9. The apparatus for producing the semiconductor device according to claim 7,
wherein the second heating unit is provided to face the first heating unit in the interior of the chamber.
10. The apparatus for producing the semiconductor device according to claim 7, further comprising:
a first moving unit moving the first heating unit in a longitudinal direction; and
a second moving unit moving the second heating unit in a longitudinal direction.
11. The apparatus for producing the semiconductor device according to claim 10,
wherein both of the first moving unit and the second moving unit cooperate to drive the first heating unit and the second heating unit so that a separation distance between the first heating unit and the second heating unit is kept constant.
12. The apparatus for producing the semiconductor device according to claim 7, further comprising
a supporting unit supporting an object to be processed and moving the object to be processed in a longitudinal direction in the interior of the chamber.
13. The apparatus for producing the semiconductor device according to claim 7, further comprising
a gas introducing unit introducing a reducing gas into the interior of the chamber.
14. The apparatus for producing the semiconductor device according to claim 13,
wherein the first heating unit controls an atmospheric temperature in the interior of the treatment chamber at the time of introducing the reducing gas into the interior of the treatment chamber to fall within a range of lower than the melting temperature of the bump and ±5° C. of the reduction starting temperature of the oxide film.
US13/523,007 2006-09-29 2012-06-14 Process for producing semiconductor device and apparatus therefor Abandoned US20120251968A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/523,007 US20120251968A1 (en) 2006-09-29 2012-06-14 Process for producing semiconductor device and apparatus therefor

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
PCT/JP2006/319586 WO2008050376A1 (en) 2006-09-29 2006-09-29 Process for producing semiconductor device and apparatus therefor
US12/412,970 US8302843B2 (en) 2006-09-29 2009-03-27 Process for producing semiconductor device and apparatus therefor
US13/523,007 US20120251968A1 (en) 2006-09-29 2012-06-14 Process for producing semiconductor device and apparatus therefor

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/412,970 Division US8302843B2 (en) 2006-09-29 2009-03-27 Process for producing semiconductor device and apparatus therefor

Publications (1)

Publication Number Publication Date
US20120251968A1 true US20120251968A1 (en) 2012-10-04

Family

ID=39324192

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/412,970 Active US8302843B2 (en) 2006-09-29 2009-03-27 Process for producing semiconductor device and apparatus therefor
US13/523,007 Abandoned US20120251968A1 (en) 2006-09-29 2012-06-14 Process for producing semiconductor device and apparatus therefor

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US12/412,970 Active US8302843B2 (en) 2006-09-29 2009-03-27 Process for producing semiconductor device and apparatus therefor

Country Status (5)

Country Link
US (2) US8302843B2 (en)
JP (1) JP5282571B2 (en)
KR (1) KR101030764B1 (en)
CN (1) CN101512741B (en)
WO (1) WO2008050376A1 (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012009597A (en) * 2010-06-24 2012-01-12 Elpida Memory Inc Manufacturing method for semiconductor device and manufacturing apparatus for semiconductor device
JP5885135B2 (en) * 2010-07-23 2016-03-15 アユミ工業株式会社 Heat-melt treatment method and heat-melt treatment apparatus
TW201301413A (en) * 2011-06-20 2013-01-01 Walsin Lihwa Corp Chip bonding apparatus
TW201301412A (en) * 2011-06-20 2013-01-01 Walsin Lihwa Corp Chip bonding process
US9773744B2 (en) 2011-07-12 2017-09-26 Globalfoundries Inc. Solder bump cleaning before reflow
CN103094149A (en) * 2011-10-27 2013-05-08 沈阳芯源微电子设备有限公司 Roasting device used for preventing chip from warping and roasting method thereof
JP5884448B2 (en) * 2011-12-01 2016-03-15 富士電機株式会社 Solder joining apparatus and solder joining method
JP2013143542A (en) * 2012-01-12 2013-07-22 Tokyo Electron Ltd Semiconductor device manufacturing system and semiconductor device manufacturing method
JP6011074B2 (en) * 2012-01-20 2016-10-19 富士通株式会社 Electronic device manufacturing method and electronic device manufacturing apparatus
CN103394781B (en) * 2013-07-09 2016-08-24 合肥聚能电物理高技术开发有限公司 High laminating rate brazing brass waveguide, the device and method of cooled plate under vacuum state
JP2020150202A (en) * 2019-03-15 2020-09-17 キオクシア株式会社 Method for manufacturing semiconductor device
JP7271761B1 (en) 2022-04-21 2023-05-11 ミナミ株式会社 METHOD FOR JOINING METAL OR CONDUCTIVE MINIMUM pillar-shaped pin to WORK PAD ELECTRODE PAD

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020130164A1 (en) * 2001-01-18 2002-09-19 Fujitsu Limited Solder jointing system, solder jointing method, semiconductor device manufacturing method, and semiconductor device manufacturing system
WO2006087820A1 (en) * 2005-02-21 2006-08-24 Fujitsu Limited Reflow system and reflow method
US7129446B2 (en) * 2003-04-22 2006-10-31 Seiko Epson Corporation Reflow device
US20060249501A1 (en) * 2005-04-29 2006-11-09 Hung Kin Y Oven for controlled heating of compounds at varying temperatures

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4833301B1 (en) * 1984-01-18 2000-04-04 Vitronics Corp Multi-zone thermal process system utilizing non-focused infrared panel emitters
JPH06164130A (en) * 1992-11-18 1994-06-10 Toshiba Corp Reflow furnace for printed circuit board
JPH07164141A (en) 1993-10-22 1995-06-27 Nippon Sanso Kk Method and equipment for soldering
US5532612A (en) * 1994-07-19 1996-07-02 Liang; Louis H. Methods and apparatus for test and burn-in of integrated circuit devices
JPH08155675A (en) * 1994-11-29 1996-06-18 Sony Corp Flux for forming solder bump
JPH1197448A (en) * 1997-09-18 1999-04-09 Kemitoronikusu:Kk Apparatus and method for heat treatment of semiconductor crystal
JP3397313B2 (en) * 1999-12-20 2003-04-14 富士通株式会社 Semiconductor device manufacturing method and electronic component mounting method
JP3404021B2 (en) 2001-01-18 2003-05-06 富士通株式会社 Soldering equipment
JP4119740B2 (en) * 2002-12-18 2008-07-16 富士通株式会社 Manufacturing method of semiconductor device
US20060202001A1 (en) * 2005-03-08 2006-09-14 International Business Machines Corporation Enhanced heat system for bga/cga rework

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020130164A1 (en) * 2001-01-18 2002-09-19 Fujitsu Limited Solder jointing system, solder jointing method, semiconductor device manufacturing method, and semiconductor device manufacturing system
US7129446B2 (en) * 2003-04-22 2006-10-31 Seiko Epson Corporation Reflow device
WO2006087820A1 (en) * 2005-02-21 2006-08-24 Fujitsu Limited Reflow system and reflow method
US20070267465A1 (en) * 2005-02-21 2007-11-22 Fujitsu Limited Reflowing apparatus and reflowing method
US20060249501A1 (en) * 2005-04-29 2006-11-09 Hung Kin Y Oven for controlled heating of compounds at varying temperatures

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Machine translation of JP 06-164130, obtained 7-2-2013 *

Also Published As

Publication number Publication date
KR20090051765A (en) 2009-05-22
JPWO2008050376A1 (en) 2010-02-25
KR101030764B1 (en) 2011-04-27
US20090184156A1 (en) 2009-07-23
CN101512741B (en) 2013-10-16
US8302843B2 (en) 2012-11-06
CN101512741A (en) 2009-08-19
WO2008050376A1 (en) 2008-05-02
JP5282571B2 (en) 2013-09-04

Similar Documents

Publication Publication Date Title
US8302843B2 (en) Process for producing semiconductor device and apparatus therefor
US20070170227A1 (en) Soldering method
US8318585B2 (en) Bonding method and bonding apparatus
JP5835533B2 (en) Soldering apparatus and vacuum soldering method
US20080203138A1 (en) Method of mounting an electronic component and mounting apparatus
TW201332028A (en) Electronic device, method of manufacturing, and electronic device manufacturing apparatus
TWI556310B (en) Passivation layer for semiconductor device packaging
US8765594B2 (en) Method of fabricating semiconductor device allowing smooth bump surface
CN115732343B (en) Processing furnace and processing method
JPH11163036A (en) Bump formation method, pre-processing method for solder bonding, solder bonding method bump formation device, pre-processor for solder bonding and solder bonding device
JP2005205418A (en) Joined structure manufacturing method
WO2023033959A1 (en) Method of using processing oven
JP5768823B2 (en) Semiconductor device manufacturing equipment
JPH07161919A (en) Semiconductor device and its manufacture
JP2002261109A (en) Method for manufacturing semiconductor device
JP3915624B2 (en) Electronic component mounting apparatus and electronic component mounting method
KR101330225B1 (en) Method for bonding of substrate and substrate reflow treatment apparatus
US20240178182A1 (en) Apparatus and method for flip chip laser bonding
KR20240009171A (en) Forming method of solder bump
TW202435328A (en) Apparatus and method for wafer oxide removal and reflow treatment
KR100994467B1 (en) Apparatus and method for forming solder bump
JP2006186051A (en) Mask for arrangement of fine balls
KR20240128590A (en) Apparatus and method for wafer oxide removal and reflow treatment
JPH08340097A (en) Manufacture of semiconductor device
JPH04313295A (en) Soldering method in surface mounting

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION