US20120135594A1 - Method for forming a gate electrode - Google Patents
Method for forming a gate electrode Download PDFInfo
- Publication number
- US20120135594A1 US20120135594A1 US13/177,517 US201113177517A US2012135594A1 US 20120135594 A1 US20120135594 A1 US 20120135594A1 US 201113177517 A US201113177517 A US 201113177517A US 2012135594 A1 US2012135594 A1 US 2012135594A1
- Authority
- US
- United States
- Prior art keywords
- gate electrode
- forming
- layer
- tungsten nitride
- dielectric layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 64
- 239000000758 substrate Substances 0.000 claims abstract description 43
- 239000000463 material Substances 0.000 claims abstract description 29
- 238000001039 wet etching Methods 0.000 claims abstract description 27
- 238000011049 filling Methods 0.000 claims abstract description 21
- 150000002500 ions Chemical class 0.000 claims abstract description 20
- 230000003247 decreasing effect Effects 0.000 claims abstract description 8
- 238000000059 patterning Methods 0.000 claims abstract description 5
- -1 tungsten nitride Chemical class 0.000 claims description 79
- 229910052721 tungsten Inorganic materials 0.000 claims description 78
- 239000010937 tungsten Substances 0.000 claims description 78
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 22
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 20
- 238000005229 chemical vapour deposition Methods 0.000 claims description 11
- 229910052757 nitrogen Inorganic materials 0.000 claims description 11
- 230000007423 decrease Effects 0.000 claims description 10
- 239000000377 silicon dioxide Substances 0.000 claims description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 8
- 229910052710 silicon Inorganic materials 0.000 claims description 8
- 239000010703 silicon Substances 0.000 claims description 8
- 239000007789 gas Substances 0.000 claims description 7
- 235000012239 silicon dioxide Nutrition 0.000 claims description 7
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 6
- 238000001312 dry etching Methods 0.000 claims description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 6
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 claims description 5
- 125000006850 spacer group Chemical group 0.000 claims description 4
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 claims description 3
- 230000035484 reaction time Effects 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 162
- 239000000243 solution Substances 0.000 description 12
- 238000005530 etching Methods 0.000 description 9
- 229910052732 germanium Inorganic materials 0.000 description 9
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 9
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 6
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 239000007769 metal material Substances 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 4
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 3
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 3
- 229910052681 coesite Inorganic materials 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 239000011259 mixed solution Substances 0.000 description 3
- 229910052698 phosphorus Inorganic materials 0.000 description 3
- 239000011574 phosphorus Substances 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- 229910004129 HfSiO Inorganic materials 0.000 description 2
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 239000002365 multiple layer Substances 0.000 description 2
- 229910017604 nitric acid Inorganic materials 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910004143 HfON Inorganic materials 0.000 description 1
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 1
- KWYUFKZDYYNOTN-UHFFFAOYSA-M Potassium hydroxide Chemical compound [OH-].[K+] KWYUFKZDYYNOTN-UHFFFAOYSA-M 0.000 description 1
- 229910004541 SiN Inorganic materials 0.000 description 1
- 229910020177 SiOF Inorganic materials 0.000 description 1
- 229910006501 ZrSiO Inorganic materials 0.000 description 1
- 235000011114 ammonium hydroxide Nutrition 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- IVHJCRXBQPGLOV-UHFFFAOYSA-N azanylidynetungsten Chemical compound [W]#N IVHJCRXBQPGLOV-UHFFFAOYSA-N 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000001548 drop coating Methods 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- IXCSERBJSXMMFS-UHFFFAOYSA-N hydrogen chloride Substances Cl.Cl IXCSERBJSXMMFS-UHFFFAOYSA-N 0.000 description 1
- 229910000041 hydrogen chloride Inorganic materials 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum oxide Inorganic materials [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28079—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a single metal, e.g. Ta, W, Mo, Al
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28114—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor characterised by the sectional shape, e.g. T, inverted-T
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/495—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a simple metal, e.g. W, Mo
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
Definitions
- the present invention relates to the semiconductor field, and particularly relates to a method for forming a gate electrode.
- processes for forming gate electrode can be divided into processes for gate-first and processes for gate-last.
- a process for gate-first includes steps: firstly, depositing a gate dielectric layer; forming a gate electrode on the gate dielectric layer; then performing ion implantation to form source and drain; and perform annealing to activate ions in the source and drain.
- the process for gate-first is simple, but the gate electrode inevitably suffers from high temperature which causes a drift of the threshold voltage Vt of the MOS transistor and affects the performance of the MOS transistor.
- a process for gate-last includes steps: after annealing, which is after the step of high temperature, etching a polysilicon dummy gate to form dummy gate trench; then filling the dummy gate trench to form gate electrode with proper metal material. Such process for gate-last prevents the gate electrode from high temperature, which avoids the drift of the threshold voltage Vt of the MOS transistor.
- the process for gate-last which allows a wide range of material for the gate electrode, is complicated.
- the filling efficiency of metal material can not achieve 100% because of the decreased width of the dummy gate trench, especially in processes of 32 nm and below. That is to say there are holes in the metal material filling the dummy gate trench, which increase the parasitic resistance of the gate electrode and decrease the reliability of the MOS transistor.
- a conventional method for forming a metal gate includes: providing a substrate; forming a dummy gate electrode structure on the semiconductor substrate, the dummy gate electrode structure including polysilicon; removing the dummy gate electrode structure to provide a trench with a top and a bottom, the top and the bottom having a first width; increasing the width of the top, the top having a second width; and forming a gate electrode in the trench, which includes a step of depositing a first metal in the trench.
- Such method for forming a gate electrode includes a step of increasing the width of the top of the trench after removing the dummy gate electrode structure, which facilitates the filling of metal into the trench, thus improving the filling efficiency of metal material.
- the Argon sputtering process which is used in the method to increase the width of the top of the trench tends to cause damage to the substrate.
- the present invention is to solve the problem that conventional processes for forming a gate electrode tend to cause damage to the substrate.
- a method for forming a gate electrode includes: providing a substrate; forming a gate dielectric layer on a surface of the substrate and forming a sacrificial layer on a surface of the gate dielectric layer, the sacrificial layer including doping ions, a density of the doping ions in the sacrificial layer decreasing with increasing distance from the substrate; forming a hard mask layer on a surface of the sacrificial layer; patterning the sacrificial layer and the hard mask layer; removing part of the patterned sacrificial layer by wet etching with the patterned hard mask layer as a mask, to form a dummy gate electrode which has a top width bigger than a bottom width, and removing the patterned hard mask layer; forming a dielectric layer covering the gate dielectric layer, an upper surface of the dielectric layer and an upper surface of the dummy gate electrode being on a substantially same level; removing the dummy gate electrode to form
- the sacrificial layer is a tungsten nitride layer, a density of nitrogen in the tungsten nitride layer decreasing with increasing distance from the substrate; and the dummy gate electrode is a tungsten nitride dummy gate electrode.
- a sidewall of the tungsten nitride dummy gate electrode and a bottom of the tungsten nitride dummy gate electrode form an angle of 91° ⁇ 105°.
- the tungsten nitride layer is formed on the gate dielectric layer by chemical vapor deposition; the chemical vapor deposition uses gases including WF 6 , H 2 and N 2 ; and a flow of N 2 in a reaction initial stage (initial stage of the reaction) is bigger than a flow of N 2 in a reaction end stage (end stage of the reaction).
- a flow of WF 6 is 3 ⁇ 10 sccm
- a flow of N 2 is 50 ⁇ 200 sccm
- a flow of H 2 is 100 ⁇ 1000 sccm.
- the flow of N 2 gradually decreases.
- a reaction time of the chemical vapor deposition is 5 ⁇ 15 seconds.
- the wet etching is performed with a solution which is H 2 SO 4 solution, NH 4 OH solution or HF solution.
- the tungsten nitride dummy gate electrode is removed by dry etching.
- the dry etching is performed with gases including Cl 2 , HBr and SF 6 .
- the gate dielectric layer includes a silicon dioxide layer, a silicon oxynitride layer or a silicon nitride layer, or any combination thereof.
- the gate dielectric layer further includes at least one high-k dielectric layer with a k higher than 4.5.
- the method further includes: forming a spacer surrounding the tungsten nitride dummy gate electrode after removing the patterned hard mask layer and before forming the dielectric layer.
- embodiments of the present invention can have one or more of the following advantages:
- the sacrificial layer includes doping ions, and a density of the doping ions decreases with increasing distance from the substrate.
- a dummy gate electrode is formed which has a top width bigger than a bottom width.
- a gate trench is formed which has a top width bigger than a bottom width, which facilitates the filling of the gate material and can avoid or reduce cavity forming in the gate material. Therefore, the method according to some embodiments can prevent damaging the substrate caused by conventional processes.
- the sacrificial layer is a tungsten nitride layer, and a density of nitrogen in the tungsten nitride layer decreases with increasing distance from the substrate.
- wet etching speed increases with increasing density of nitrogen in the tungsten nitride layer, and the patterned tungsten nitride layer is formed on the substrate.
- a tungsten nitride dummy gate electrode which has a top width bigger than a bottom width is formed, because the etching speed at the bottom of the tungsten nitride layer is bigger than that at the top.
- a gate trench which has a top width bigger than a bottom width is formed.
- a gate electrode is formed by filling gate material into the gate trench. The method is a simple process. The gate trench, which has a top width bigger than a bottom width, facilitates the filling of the gate material and avoids forming holes or reduces the holes. The method also prevents the damage to the substrate caused by conventional processes.
- FIG. 1 is a flow diagram of a method for a gate electrode provided in an embodiment of the present invention
- FIG. 2 a ⁇ FIG. 2 h are schematical views of a gate electrode manufactured with the method in FIG. 1 .
- a method for forming a gate electrode is provided in embodiments of the present invention.
- the sacrificial layer includes doping ions, and a density of the doping ions decreases with increasing distance from the substrate.
- wet etching speed increases with increasing density of doping ions, therefore, a dummy gate electrode is formed which has a top width bigger than a bottom width.
- a gate trench is formed which has a top width bigger than a bottom width, which facilitates the filling of the gate material and avoids forming holes or reduces the holes. Therefore, the method prevents damaging the substrate caused by conventional processes.
- the method for forming a gate electrode includes:
- a gate dielectric layer on a surface of the substrate and forming a sacrificial layer on a surface of the gate dielectric layer, the sacrificial layer including doping ions, a density of the doping ions in the sacrificial layer decreasing with increasing distance from the substrate;
- Some embodiments of the invention provide a simple method for forming a gate trench which has a top width bigger than a bottom width.
- the gate trench facilitates the filling of the gate material and avoids forming holes or reduces the holes.
- the method prevents damaging the substrate caused by conventional processes.
- the method makes use of the property that when wet etching the tungsten nitride, the etching speed increases with increasing density of nitrogen in the tungsten nitride.
- the material of the sacrificial layer can also be polysilicon, amorphous silicon, epitaxial silicon, polycrystalline germanium, amorphous germanium, epitaxial germanium, or silicon germanium.
- Doping ions can be phosphorus, boron, arsenic, germanium or silicon, or any combination thereof.
- the etching speed increases with increasing density of doping ions in the sacrificial layer.
- the sacrificial layer is a tungsten nitride layer.
- a density of nitrogen in the tungsten nitride layer decreases with increasing distance from the substrate.
- wet etching speed increases with increasing density of nitrogen in the tungsten nitride layer, and the patterned tungsten nitride layer is formed on the substrate.
- a tungsten nitride dummy gate electrode which has a top width bigger than a bottom width is formed, because the etching speed at the bottom of the tungsten nitride layer is bigger than that at the top.
- a gate trench which has a top width bigger than a bottom width is formed.
- a gate electrode is formed by filling gate material into the gate trench. The method is a simple process. The gate trench, which has a top width bigger than a bottom width, facilitates the filling of the gate material and avoids forming holes or reduces the holes. The method also prevents the damage to the substrate caused by conventional processes.
- FIG. 1 is a flow diagram of the method for a gate electrode provided in an embodiment of the present invention.
- the method for forming a gate electrode includes:
- FIG. 2 a ⁇ FIG. 2 h are schematical views of a gate electrode manufactured with the method in FIG. 1 .
- a substrate 20 is provided.
- the substrate 20 can be monocrystalline silicon, monocrystalline germanium or monocrystalline silicon-germanium; the substrate can also be SOI; or the substrate can include other materials, such as compounds of the III-V family like gallium arsenide.
- a device structure (not shown) on the semiconductor substrate 20 , such as an isolation groove structure.
- a gate dielectric layer 21 is formed on a surface of the substrate 20
- a tungsten nitride (WN) layer 22 is formed on a surface of the gate dielectric layer 21
- a hard mask layer 23 is formed on a surface of the tungsten nitride layer 22 .
- the density of nitrogen in the tungsten nitride layer decreases with increasing distance from the substrate 20 .
- the material of the gate dielectric layer 21 can be SiO 2 , SiON or SiN, or any combination thereof. It means that the gate dielectric layer 21 can be a silicon dioxide layer, a silicon oxynitride layer or a silicon nitride layer, or any combination thereof.
- the gate dielectric layer 21 can be single-layer structure or multiple-layer structure. If the gate dielectric layer 21 is a multiple-layer structure, it can be a two-layer structure consisting of a silicon dioxide layer and a silicon nitride layer, or a three-layer structure consisting of a silicon dioxide layer, a silicon oxynitride layer and a silicon nitride layer.
- the gate dielectric layer 21 can further include at least one high-k dielectric layer with a k higher than 4.5.
- the material of the high-k dielectric layer is HfO 2 , HfSiO, HfON, HfSiON, La 2 O 3 , ZrO 2 , ZrSiO, TiO 2 or Y 2 O 3 .
- the gate dielectric layer 21 is a two-layer structure consisting of a silicon dioxide layer and an HfSiO layer overlying the silicon dioxide layer.
- the tungsten nitride layer 22 is formed on the gate dielectric layer 21 by chemical vapor deposition.
- the chemical vapor deposition uses gases including WF 6 , H 2 and N 2 , and the reaction formula is WF 6 +H 2 +N 2 ⁇ WN+HF.
- the flow of WF 6 is 3 ⁇ 10 sccm, and the flow of N 2 is 50 ⁇ 200 sccm.
- the flow of N 2 in a reaction initial stage is bigger than the flow of N 2 in a reaction end stage.
- the flow of N 2 gradually decreases, and changes linearly with respect to time.
- the flow of H 2 is 100 ⁇ 1000 sccm.
- the gases further includes Ar, which has a flow of 300 ⁇ 1000 sccm.
- the reaction cavity has an air pressure of 3 ⁇ 5 Torr, a radio frequency power of 200 ⁇ 500 W, and a temperature of 400 ⁇ 500° C. (Celsius degree); the reaction time of the chemical vapor deposition is 5 ⁇ 15 seconds.
- the hard mask layer 23 is silicon nitride.
- step S 13 the tungsten nitride layer 22 and the hard mask layer 23 is patterned.
- a photoresist layer is formed on the hard mask layer 23 .
- the method for forming the photoresist layer can be spin-coating method, drop-coating method or brush-coating method.
- the photoresist layer is formed by spin-coating method.
- the photoresist layer is then exposed and developed, which forms a patterned photoresist layer; then, the hard mask layer 23 and the tungsten nitride layer 22 is etched with the patterned photoresist layer as an etching mask, thus the pattern of the patterned photoresist layer is now on the hard mask layer 23 and the tungsten nitride layer 22 .
- the gate dielectric layer 21 is not etched. The gate dielectric layer 21 is used to protect the substrate 20 from damaging during the following wet etching upon the tungsten nitride.
- step S 14 part of the patterned tungsten nitride layer 22 is removed by wet etching, with the patterned hard mask layer 23 as a mask (also refer to FIG. 2 c ), to form a tungsten nitride dummy gate electrode 22 ′.
- the tungsten nitride dummy gate electrode has a top width bigger than a bottom width.
- the patterned hard mask layer is then removed.
- the wet etching is performed with H 2 SO 4 solution, NH 4 OH solution, or HF solution.
- the tungsten nitride layer 22 is wet etched with NH 4 OH solution to form the tungsten nitride dummy gate electrode 22 ′ which has a top width bigger than a bottom width.
- wet etching speed increases with increasing density of nitrogen in the tungsten nitride layer 22 .
- the density of nitrogen in the tungsten nitride layer 22 decreases with increasing distance from the substrate.
- the tungsten nitride dummy gate electrode 22 ′ which has a top width bigger than a bottom width is formed, because the etching speed at the bottom of the tungsten nitride layer is bigger than that at the top.
- a sidewall of the tungsten nitride dummy gate electrode 22 ′ and the substrate 20 form an angle d, which is from 75° ⁇ 89°, which means that the sidewall of the tungsten nitride dummy gate electrode and the bottom of the tungsten nitride dummy gate electrode form an angle of 91° ⁇ 105°.
- an ion implantation is performed on the substrate 20 to form the source and the drain (now shown) in the substrate 20 .
- the hard mask layer is then removed.
- a dielectric layer is formed covering the gate dielectric layer 21 and the tungsten nitride dummy gate electrode 22 ′.
- the dielectric layer is then etched to form a spacer 24 surrounding tungsten nitride dummy gate electrode 22 ′.
- a dielectric layer 25 is formed, which covers the gate dielectric layer 21 .
- An upper surface of the dielectric layer 25 and an upper surface of the tungsten nitride dummy gate electrode 22 ′ are on a substantially same level.
- the dielectric layer 25 is formed covering the gate dielectric layer 21 , the spacer 24 and the tungsten nitride dummy gate electrode 22 ′. Then, part of the dielectric layer 25 , which is higher than the level of the upper surface of the tungsten nitride dummy gate electrode 22 ′, is removed by chemical mechanical planarization (CMP).
- CMP chemical mechanical planarization
- the upper surface of the dielectric layer 25 and the upper surface of the tungsten nitride dummy gate electrode 22 ′ are on a substantially same level.
- the material of dielectric layer 25 is low-k material, such as SiO 2 , SiOF, SiCO and other types of low-k materials.
- the dielectric layer 25 is SiO 2 .
- step S 16 the tungsten nitride dummy gate electrode 22 ′ is removed (also refer to FIG. 2 f ), to form a gate trench 26 . Because the tungsten nitride dummy gate electrode 22 ′ has the top width bigger than the bottom width, the gate trench 26 has a top width bigger than a bottom width. A sidewall and a bottom of gate trench 26 form an angle of 91° ⁇ 105°.
- the tungsten nitride dummy gate electrode is removed by dry etching. In embodiments of the present invention, the dry etching uses gases including Cl 2 , HBr, and SF 6 .
- a gate electrode 27 is formed by filling the gate trench 26 with gate material.
- the method for forming the gate electrode 27 includes: filling the gate trench 26 with gate material by vapor deposition, such as physical vapor deposition (PVD) and chemical vapor deposition (CVD); after filling up the gate trench 26 , performing a planarization process upon the gate material, such as chemical mechanical planarization (CMP), to form a gate electrode 27 .
- the game material is aluminum.
- the aluminum is filled into the gate trench 26 by physical vapor deposition. During depositing the aluminum, aluminum is also deposited on the upper surface of the dielectric layer 25 . Then a planarization process is performed to remove the aluminum overlying the dielectric layer 25 , to form the gate electrode 27 ; the upper surface of the gate electrode 27 and the upper surface of the dielectric layer 25 are on the substantially same level.
- tungsten nitride is not the only material for the sacrificial layer.
- the material of the sacrificial layer can also be polysilicon, amorphous silicon, epitaxial silicon, polycrystalline germanium, amorphous germanium, epitaxial germanium, or silicon germanium.
- Doping ions can be phosphorus, boron, arsenic, germanium or silicon, or any combination thereof.
- the wet etching is performed with a solution, which can be select from the group consisting of mixed solution of hydrofluoric acid and nitric acid, hydrofluoric acid solution, potassium hydroxide solution, tetramethylammonium hydroxide (TMAH) solution, hydrogen peroxide, mixed solution of hydrogen chloride and hydrogen peroxide, and mixed solution of ammonia water and hydrogen peroxide.
- a solution which can be select from the group consisting of mixed solution of hydrofluoric acid and nitric acid, hydrofluoric acid solution, potassium hydroxide solution, tetramethylammonium hydroxide (TMAH) solution, hydrogen peroxide, mixed solution of hydrogen chloride and hydrogen peroxide, and mixed solution of ammonia water and hydrogen peroxide.
- TMAH tetramethylammonium hydroxide
- solution concentration should be selected properly to form a dummy gate electrode which has a top width bigger than a bottom width.
- the doping ions are phosphorus ions; the sacrificial layer is etched with a mixture of hydrofluoric acid and nitric acid, with a mix proportion of 5:1; and the etching time is 10 ⁇ 100 seconds.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
A method for forming a gate electrode includes: providing a substrate; forming a gate dielectric layer and forming a sacrificial layer, the sacrificial layer including doping ions, a density of the doping ions in the sacrificial layer decreasing with increasing distance from the substrate; forming a hard mask layer; patterning the sacrificial layer and the hard mask layer; removing part of the patterned sacrificial layer by wet etching with the patterned hard mask layer as a mask, to form a dummy gate electrode which has a top width bigger than a bottom width, and removing the patterned hard mask layer; removing the dummy gate electrode and filling a gate trench with gate material to form a gate electrode which has a top width bigger than a bottom width, which facilitates the filling of the gate material and can avoid or reduce cavity forming in the gate material.
Description
- The present application claims the priority of Chinese Patent Application No. 201010568297.3, entitled “Method for Forming a Gate Electrode”, and filed on Nov. 30, 2010, the entire disclosure of which is incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to the semiconductor field, and particularly relates to a method for forming a gate electrode.
- 2. Description of Prior Art
- In conventional technology, processes for forming gate electrode can be divided into processes for gate-first and processes for gate-last. A process for gate-first includes steps: firstly, depositing a gate dielectric layer; forming a gate electrode on the gate dielectric layer; then performing ion implantation to form source and drain; and perform annealing to activate ions in the source and drain. The process for gate-first is simple, but the gate electrode inevitably suffers from high temperature which causes a drift of the threshold voltage Vt of the MOS transistor and affects the performance of the MOS transistor. A process for gate-last includes steps: after annealing, which is after the step of high temperature, etching a polysilicon dummy gate to form dummy gate trench; then filling the dummy gate trench to form gate electrode with proper metal material. Such process for gate-last prevents the gate electrode from high temperature, which avoids the drift of the threshold voltage Vt of the MOS transistor.
- The process for gate-last, which allows a wide range of material for the gate electrode, is complicated. With the continued scaling-down of semiconductor device dimensions, during forming the metal gate electrode, the filling efficiency of metal material can not achieve 100% because of the decreased width of the dummy gate trench, especially in processes of 32 nm and below. That is to say there are holes in the metal material filling the dummy gate trench, which increase the parasitic resistance of the gate electrode and decrease the reliability of the MOS transistor.
- A conventional method for forming a metal gate includes: providing a substrate; forming a dummy gate electrode structure on the semiconductor substrate, the dummy gate electrode structure including polysilicon; removing the dummy gate electrode structure to provide a trench with a top and a bottom, the top and the bottom having a first width; increasing the width of the top, the top having a second width; and forming a gate electrode in the trench, which includes a step of depositing a first metal in the trench. Such method for forming a gate electrode includes a step of increasing the width of the top of the trench after removing the dummy gate electrode structure, which facilitates the filling of metal into the trench, thus improving the filling efficiency of metal material. However, the Argon sputtering process which is used in the method to increase the width of the top of the trench tends to cause damage to the substrate.
- The present invention is to solve the problem that conventional processes for forming a gate electrode tend to cause damage to the substrate.
- From the first aspect of the present invention, a method for forming a gate electrode is provided, which includes: providing a substrate; forming a gate dielectric layer on a surface of the substrate and forming a sacrificial layer on a surface of the gate dielectric layer, the sacrificial layer including doping ions, a density of the doping ions in the sacrificial layer decreasing with increasing distance from the substrate; forming a hard mask layer on a surface of the sacrificial layer; patterning the sacrificial layer and the hard mask layer; removing part of the patterned sacrificial layer by wet etching with the patterned hard mask layer as a mask, to form a dummy gate electrode which has a top width bigger than a bottom width, and removing the patterned hard mask layer; forming a dielectric layer covering the gate dielectric layer, an upper surface of the dielectric layer and an upper surface of the dummy gate electrode being on a substantially same level; removing the dummy gate electrode to form a gate trench which has a top width bigger than a bottom width; and filling the gate trench with gate material to form a gate electrode.
- Optionally, the sacrificial layer is a tungsten nitride layer, a density of nitrogen in the tungsten nitride layer decreasing with increasing distance from the substrate; and the dummy gate electrode is a tungsten nitride dummy gate electrode.
- Optionally, a sidewall of the tungsten nitride dummy gate electrode and a bottom of the tungsten nitride dummy gate electrode form an angle of 91°˜105°.
- Optionally, the tungsten nitride layer is formed on the gate dielectric layer by chemical vapor deposition; the chemical vapor deposition uses gases including WF6, H2 and N2; and a flow of N2 in a reaction initial stage (initial stage of the reaction) is bigger than a flow of N2 in a reaction end stage (end stage of the reaction).
- Optionally, a flow of WF6 is 3˜10 sccm, a flow of N2 is 50˜200 sccm and a flow of H2 is 100˜1000 sccm.
- Optionally, the flow of N2 gradually decreases.
- Optionally, a reaction time of the chemical vapor deposition is 5˜15 seconds.
- Optionally, the wet etching is performed with a solution which is H2SO4 solution, NH4OH solution or HF solution.
- Optionally, the tungsten nitride dummy gate electrode is removed by dry etching.
- Optionally, the dry etching is performed with gases including Cl2, HBr and SF6.
- Optionally, the gate dielectric layer includes a silicon dioxide layer, a silicon oxynitride layer or a silicon nitride layer, or any combination thereof.
- Optionally, the gate dielectric layer further includes at least one high-k dielectric layer with a k higher than 4.5.
- Optionally, the method further includes: forming a spacer surrounding the tungsten nitride dummy gate electrode after removing the patterned hard mask layer and before forming the dielectric layer.
- In comparison with conventional technologies, embodiments of the present invention can have one or more of the following advantages:
- In some embodiments of the present invention, the sacrificial layer includes doping ions, and a density of the doping ions decreases with increasing distance from the substrate. When the sacrificial layer is etched by wet etching, wet etching speed increases with increasing density of doping ions, therefore, a dummy gate electrode is formed which has a top width bigger than a bottom width. After removing the dummy gate electrode, a gate trench is formed which has a top width bigger than a bottom width, which facilitates the filling of the gate material and can avoid or reduce cavity forming in the gate material. Therefore, the method according to some embodiments can prevent damaging the substrate caused by conventional processes.
- In some embodiments of the present invention, the sacrificial layer is a tungsten nitride layer, and a density of nitrogen in the tungsten nitride layer decreases with increasing distance from the substrate. When the tungsten nitride layer is etched by wet etching, wet etching speed increases with increasing density of nitrogen in the tungsten nitride layer, and the patterned tungsten nitride layer is formed on the substrate. When removing part of the patterned tungsten nitride layer by wet etching, a tungsten nitride dummy gate electrode which has a top width bigger than a bottom width is formed, because the etching speed at the bottom of the tungsten nitride layer is bigger than that at the top. After forming a dielectric layer and removing the tungsten nitride dummy gate electrode, a gate trench which has a top width bigger than a bottom width is formed. A gate electrode is formed by filling gate material into the gate trench. The method is a simple process. The gate trench, which has a top width bigger than a bottom width, facilitates the filling of the gate material and avoids forming holes or reduces the holes. The method also prevents the damage to the substrate caused by conventional processes.
-
FIG. 1 is a flow diagram of a method for a gate electrode provided in an embodiment of the present invention; -
FIG. 2 a˜FIG. 2 h are schematical views of a gate electrode manufactured with the method inFIG. 1 . - A method for forming a gate electrode is provided in embodiments of the present invention. In the method, the sacrificial layer includes doping ions, and a density of the doping ions decreases with increasing distance from the substrate. When the sacrificial layer is etched by wet etching, wet etching speed increases with increasing density of doping ions, therefore, a dummy gate electrode is formed which has a top width bigger than a bottom width. After removing the dummy gate electrode, a gate trench is formed which has a top width bigger than a bottom width, which facilitates the filling of the gate material and avoids forming holes or reduces the holes. Therefore, the method prevents damaging the substrate caused by conventional processes.
- The method for forming a gate electrode includes:
- providing a substrate;
- forming a gate dielectric layer on a surface of the substrate and forming a sacrificial layer on a surface of the gate dielectric layer, the sacrificial layer including doping ions, a density of the doping ions in the sacrificial layer decreasing with increasing distance from the substrate;
- forming a hard mask layer on a surface of the sacrificial layer;
- patterning the sacrificial layer and the hard mask layer;
- removing part of the patterned sacrificial layer by wet etching with the patterned hard mask layer as a mask, to form a dummy gate electrode which has a top width bigger than a bottom width, and removing the patterned hard mask layer;
- forming a dielectric layer covering the gate dielectric layer, an upper surface of the dielectric layer and an upper surface of the dummy gate electrode being on a substantially same level;
- removing the dummy gate electrode to form a gate trench which has a top width bigger than a bottom width; and
- filling the gate trench with gate material to form a gate electrode.
- Some embodiments of the invention provide a simple method for forming a gate trench which has a top width bigger than a bottom width. The gate trench facilitates the filling of the gate material and avoids forming holes or reduces the holes. The method prevents damaging the substrate caused by conventional processes. The method makes use of the property that when wet etching the tungsten nitride, the etching speed increases with increasing density of nitrogen in the tungsten nitride. The inventor of this disclosure further discovers that besides tungsten nitride, the material of the sacrificial layer can also be polysilicon, amorphous silicon, epitaxial silicon, polycrystalline germanium, amorphous germanium, epitaxial germanium, or silicon germanium. Doping ions can be phosphorus, boron, arsenic, germanium or silicon, or any combination thereof. When wet etching the sacrificial layer, the etching speed increases with increasing density of doping ions in the sacrificial layer.
- In some embodiments of the present invention, the sacrificial layer is a tungsten nitride layer. A density of nitrogen in the tungsten nitride layer decreases with increasing distance from the substrate. When the tungsten nitride layer is etched by wet etching, wet etching speed increases with increasing density of nitrogen in the tungsten nitride layer, and the patterned tungsten nitride layer is formed on the substrate. When removing part of the patterned tungsten nitride layer by wet etching, a tungsten nitride dummy gate electrode which has a top width bigger than a bottom width is formed, because the etching speed at the bottom of the tungsten nitride layer is bigger than that at the top. After forming a dielectric layer and removing the tungsten nitride dummy gate electrode, a gate trench which has a top width bigger than a bottom width is formed. A gate electrode is formed by filling gate material into the gate trench. The method is a simple process. The gate trench, which has a top width bigger than a bottom width, facilitates the filling of the gate material and avoids forming holes or reduces the holes. The method also prevents the damage to the substrate caused by conventional processes.
- Hereunder, embodiments of the present invention will be described in detail with reference to the accompanying drawings.
-
FIG. 1 is a flow diagram of the method for a gate electrode provided in an embodiment of the present invention. Referring toFIG. 1 , the method for forming a gate electrode includes: - S11, providing a substrate;
- S12, forming a gate dielectric layer on a surface of the substrate; forming a tungsten nitride layer on a surface of the gate dielectric layer; a density of nitrogen in the tungsten nitride layer decreasing with increasing distance from the substrate; and forming a hard mask layer on a surface of the tungsten nitride layer;
- S13, patterning the tungsten nitride layer and the hard mask layer;
- S14, removing part of the patterned tungsten nitride layer by wet etching with the patterned hard mask layer as a mask, to form a tungsten nitride dummy gate electrode which has a top width bigger than a bottom width; and removing the patterned hard mask layer;
- S15, forming a dielectric layer covering the gate dielectric layer, an upper surface of the dielectric layer and an upper surface of the tungsten nitride dummy gate electrode being on a substantially same level;
- S16, removing the tungsten nitride dummy gate electrode to form a gate trench which has a top width bigger than a bottom width;
- S17, filling the gate trench with gate material to form a gate electrode.
-
FIG. 2 a˜FIG. 2 h are schematical views of a gate electrode manufactured with the method inFIG. 1 . - Referring to
FIG. 1 andFIG. 2 a, in step S11, asubstrate 20 is provided. In embodiments of the present invention, thesubstrate 20 can be monocrystalline silicon, monocrystalline germanium or monocrystalline silicon-germanium; the substrate can also be SOI; or the substrate can include other materials, such as compounds of the III-V family like gallium arsenide. There is formed a device structure (not shown) on thesemiconductor substrate 20, such as an isolation groove structure. - Referring to
FIG. 1 andFIG. 2 b, in step S12, agate dielectric layer 21 is formed on a surface of thesubstrate 20, a tungsten nitride (WN)layer 22 is formed on a surface of thegate dielectric layer 21, and ahard mask layer 23 is formed on a surface of thetungsten nitride layer 22. The density of nitrogen in the tungsten nitride layer decreases with increasing distance from thesubstrate 20. - In embodiments of the present invention, the material of the
gate dielectric layer 21 can be SiO2, SiON or SiN, or any combination thereof. It means that thegate dielectric layer 21 can be a silicon dioxide layer, a silicon oxynitride layer or a silicon nitride layer, or any combination thereof. Thegate dielectric layer 21 can be single-layer structure or multiple-layer structure. If thegate dielectric layer 21 is a multiple-layer structure, it can be a two-layer structure consisting of a silicon dioxide layer and a silicon nitride layer, or a three-layer structure consisting of a silicon dioxide layer, a silicon oxynitride layer and a silicon nitride layer. In embodiments of the present invention, thegate dielectric layer 21 can further include at least one high-k dielectric layer with a k higher than 4.5. The material of the high-k dielectric layer is HfO2, HfSiO, HfON, HfSiON, La2O3, ZrO2, ZrSiO, TiO2 or Y2O3. For example, thegate dielectric layer 21 is a two-layer structure consisting of a silicon dioxide layer and an HfSiO layer overlying the silicon dioxide layer. - In embodiments of the present invention, the
tungsten nitride layer 22 is formed on thegate dielectric layer 21 by chemical vapor deposition. The chemical vapor deposition uses gases including WF6, H2 and N2, and the reaction formula is WF6+H2+N2→WN+HF. The flow of WF6 is 3˜10 sccm, and the flow of N2 is 50˜200 sccm. The flow of N2 in a reaction initial stage is bigger than the flow of N2 in a reaction end stage. The flow of N2 gradually decreases, and changes linearly with respect to time. - The flow of H2 is 100˜1000 sccm. In some embodiments of the present application, the gases further includes Ar, which has a flow of 300˜1000 sccm. The reaction cavity has an air pressure of 3˜5 Torr, a radio frequency power of 200˜500 W, and a temperature of 400˜500° C. (Celsius degree); the reaction time of the chemical vapor deposition is 5˜15 seconds.
- In an embodiment, the
hard mask layer 23 is silicon nitride. - Referring to
FIG. 1 andFIG. 2 c, in step S13, thetungsten nitride layer 22 and thehard mask layer 23 is patterned. In specific, a photoresist layer is formed on thehard mask layer 23. The method for forming the photoresist layer can be spin-coating method, drop-coating method or brush-coating method. In this embodiment, the photoresist layer is formed by spin-coating method. The photoresist layer is then exposed and developed, which forms a patterned photoresist layer; then, thehard mask layer 23 and thetungsten nitride layer 22 is etched with the patterned photoresist layer as an etching mask, thus the pattern of the patterned photoresist layer is now on thehard mask layer 23 and thetungsten nitride layer 22. In this step, thegate dielectric layer 21 is not etched. Thegate dielectric layer 21 is used to protect thesubstrate 20 from damaging during the following wet etching upon the tungsten nitride. - Referring to
FIG. 1 andFIG. 2 d, in step S14, part of the patternedtungsten nitride layer 22 is removed by wet etching, with the patternedhard mask layer 23 as a mask (also refer toFIG. 2 c), to form a tungsten nitridedummy gate electrode 22′. The tungsten nitride dummy gate electrode has a top width bigger than a bottom width. The patterned hard mask layer is then removed. In embodiments of the present invention, the wet etching is performed with H2SO4 solution, NH4OH solution, or HF solution. In this embodiment, thetungsten nitride layer 22 is wet etched with NH4OH solution to form the tungsten nitridedummy gate electrode 22′ which has a top width bigger than a bottom width. During the wet etching on thetungsten nitride layer 22, wet etching speed increases with increasing density of nitrogen in thetungsten nitride layer 22. The density of nitrogen in thetungsten nitride layer 22 decreases with increasing distance from the substrate. When removing part of the patterned tungsten nitride layer by wet etching, the tungsten nitridedummy gate electrode 22′ which has a top width bigger than a bottom width is formed, because the etching speed at the bottom of the tungsten nitride layer is bigger than that at the top. A sidewall of the tungsten nitridedummy gate electrode 22′ and thesubstrate 20 form an angle d, which is from 75°˜89°, which means that the sidewall of the tungsten nitride dummy gate electrode and the bottom of the tungsten nitride dummy gate electrode form an angle of 91°˜105°. - Referring to
FIG. 2 e, after forming the tungsten nitridedummy gate electrode 22′, an ion implantation is performed on thesubstrate 20 to form the source and the drain (now shown) in thesubstrate 20. The hard mask layer is then removed. A dielectric layer is formed covering thegate dielectric layer 21 and the tungsten nitridedummy gate electrode 22′. The dielectric layer is then etched to form aspacer 24 surrounding tungsten nitridedummy gate electrode 22′. - Referring to
FIG. 1 andFIG. 2 f, in step S15, adielectric layer 25 is formed, which covers thegate dielectric layer 21. An upper surface of thedielectric layer 25 and an upper surface of the tungsten nitridedummy gate electrode 22′ are on a substantially same level. In specific, thedielectric layer 25 is formed covering thegate dielectric layer 21, thespacer 24 and the tungsten nitridedummy gate electrode 22′. Then, part of thedielectric layer 25, which is higher than the level of the upper surface of the tungsten nitridedummy gate electrode 22′, is removed by chemical mechanical planarization (CMP). Therefore, the upper surface of thedielectric layer 25 and the upper surface of the tungsten nitridedummy gate electrode 22′ are on a substantially same level. In embodiments of the present invention, the material ofdielectric layer 25 is low-k material, such as SiO2, SiOF, SiCO and other types of low-k materials. In this embodiment, thedielectric layer 25 is SiO2. - Referring to
FIG. 1 andFIG. 2 g, in step S16, the tungsten nitridedummy gate electrode 22′ is removed (also refer toFIG. 2 f), to form agate trench 26. Because the tungsten nitridedummy gate electrode 22′ has the top width bigger than the bottom width, thegate trench 26 has a top width bigger than a bottom width. A sidewall and a bottom ofgate trench 26 form an angle of 91°˜105°. The tungsten nitride dummy gate electrode is removed by dry etching. In embodiments of the present invention, the dry etching uses gases including Cl2, HBr, and SF6. - Referring to
FIG. 1 andFIG. 2 h, in step S17, agate electrode 27 is formed by filling thegate trench 26 with gate material. The method for forming thegate electrode 27 includes: filling thegate trench 26 with gate material by vapor deposition, such as physical vapor deposition (PVD) and chemical vapor deposition (CVD); after filling up thegate trench 26, performing a planarization process upon the gate material, such as chemical mechanical planarization (CMP), to form agate electrode 27. In this embodiment, the game material is aluminum. The aluminum is filled into thegate trench 26 by physical vapor deposition. During depositing the aluminum, aluminum is also deposited on the upper surface of thedielectric layer 25. Then a planarization process is performed to remove the aluminum overlying thedielectric layer 25, to form thegate electrode 27; the upper surface of thegate electrode 27 and the upper surface of thedielectric layer 25 are on the substantially same level. - Although tungsten nitride is used as a sacrificial layer to describe the method for forming a gate electrode in the above embodiments, tungsten nitride is not the only material for the sacrificial layer. The material of the sacrificial layer can also be polysilicon, amorphous silicon, epitaxial silicon, polycrystalline germanium, amorphous germanium, epitaxial germanium, or silicon germanium. Doping ions can be phosphorus, boron, arsenic, germanium or silicon, or any combination thereof. When wet etching the sacrificial layer, the etching speed increases with increasing density of doping ions in the sacrificial layer. The wet etching is performed with a solution, which can be select from the group consisting of mixed solution of hydrofluoric acid and nitric acid, hydrofluoric acid solution, potassium hydroxide solution, tetramethylammonium hydroxide (TMAH) solution, hydrogen peroxide, mixed solution of hydrogen chloride and hydrogen peroxide, and mixed solution of ammonia water and hydrogen peroxide. It should be noted that solution concentration should be selected properly to form a dummy gate electrode which has a top width bigger than a bottom width. For example, in some embodiments, the doping ions are phosphorus ions; the sacrificial layer is etched with a mixture of hydrofluoric acid and nitric acid, with a mix proportion of 5:1; and the etching time is 10˜100 seconds.
- Although the present invention has been illustrated and described with reference to the preferred embodiments of the present invention, those ordinary skilled in the art shall appreciate that various modifications in form and detail may be made without departing from the spirit and scope of the invention.
Claims (13)
1. A method for forming a gate electrode, comprising:
providing a substrate;
forming a gate dielectric layer on a surface of the substrate and forming a sacrificial layer on a surface of the gate dielectric layer, the sacrificial layer including doping ions, a density of the doping ions in the sacrificial layer decreasing with increasing distance from the substrate;
forming a hard mask layer on a surface of the sacrificial layer;
patterning the sacrificial layer and the hard mask layer;
removing part of the patterned sacrificial layer by wet etching with the patterned hard mask layer as a mask, to form a dummy gate electrode which has a top width bigger than a bottom width, and removing the patterned hard mask layer;
forming a dielectric layer covering the gate dielectric layer, an upper surface of the dielectric layer and an upper surface of the dummy gate electrode being on a substantially same level;
removing the dummy gate electrode to form a gate trench which has a top width bigger than a bottom width; and
filling the gate trench with gate material to form a gate electrode.
2. The method for forming a gate electrode of claim 1 , wherein the sacrificial layer is a tungsten nitride layer, a density of nitrogen in the tungsten nitride layer decreasing with increasing distance from the substrate; and
the dummy gate electrode is a tungsten nitride dummy gate electrode.
3. The method for forming a gate electrode of claim 2 , wherein a sidewall of the tungsten nitride dummy gate electrode and a bottom of the tungsten nitride dummy gate electrode form an angle of 91°˜105°.
4. The method for forming a gate electrode of claim 2 , wherein the tungsten nitride layer is formed on the gate dielectric layer by chemical vapor deposition; and
the chemical vapor deposition uses gases including WF6, H2, and N2, a flow of N2 in a reaction initial stage being bigger than a flow of N2 in a reaction end stage.
5. The method for forming a gate electrode of claim 4 , wherein a flow of WF6 is 3˜10 sccm, a flow of N2 is 50˜200 sccm and a flow of H2 is 100˜1000 sccm.
6. The method for forming a gate electrode of claim 5 , wherein the flow of N2 gradually decreases.
7. The method for forming a gate electrode of claim 4 , wherein a reaction time of the chemical vapor deposition is 5˜15 seconds.
8. The method for forming a gate electrode of claim 2 , wherein the wet etching is performed with H2SO4 solution, NH4OH solution, or HF solution.
9. The method for forming a gate electrode of claim 2 , wherein the tungsten nitride dummy gate electrode is removed by dry etching.
10. The method for forming a gate electrode of claim 9 , wherein the dry etching is performed with gases including Cl2, HBr, and SF6.
11. The method for forming a gate electrode of claim 1 , wherein the gate dielectric layer includes a silicon dioxide layer, a silicon oxynitride layer, or a silicon nitride layer, or any combination thereof.
12. The method for forming a gate electrode of claim 11 , wherein the gate dielectric layer further includes at least one high-k dielectric layer with a k higher than 4.5.
13. The method for forming a gate electrode of claim 2 , further comprising: forming a spacer surrounding the tungsten nitride dummy gate electrode after removing the patterned hard mask layer and before forming the dielectric layer.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201010568297 | 2010-11-30 | ||
CN201010568297.3 | 2010-11-30 | ||
CN2010105682973A CN102479693B (en) | 2010-11-30 | 2010-11-30 | Gate forming method |
Publications (2)
Publication Number | Publication Date |
---|---|
US20120135594A1 true US20120135594A1 (en) | 2012-05-31 |
US8349675B2 US8349675B2 (en) | 2013-01-08 |
Family
ID=46092278
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/177,517 Active US8349675B2 (en) | 2010-11-30 | 2011-07-06 | Method for forming a gate electrode |
Country Status (2)
Country | Link |
---|---|
US (1) | US8349675B2 (en) |
CN (1) | CN102479693B (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140361384A1 (en) * | 2013-06-09 | 2014-12-11 | Semiconductor Manufacturing International (Shanghai) Corporation | Metal gate transistor and method for forming the same |
US20170092741A1 (en) * | 2013-09-12 | 2017-03-30 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device with an angled sidewall gate stack |
TWI595566B (en) * | 2012-12-18 | 2017-08-11 | 東京威力科創股份有限公司 | Method for forming dummy gate |
US9882013B2 (en) * | 2016-03-31 | 2018-01-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US11264484B2 (en) * | 2014-10-06 | 2022-03-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of semiconductor device with gate stack |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8541296B2 (en) * | 2011-09-01 | 2013-09-24 | The Institute of Microelectronics Chinese Academy of Science | Method of manufacturing dummy gates in gate last process |
CN104241129B (en) * | 2013-06-09 | 2017-12-01 | 中芯国际集成电路制造(上海)有限公司 | The forming method of metal gate transistor |
CN104576725B (en) * | 2013-10-11 | 2017-09-05 | 中国科学院微电子研究所 | Method for forming pseudo gate device and semiconductor device in gate-last process |
US9054214B1 (en) * | 2013-12-12 | 2015-06-09 | Texas Instruments Incorporated | Methodology of forming CMOS gates on the secondary axis using double-patterning technique |
CN105826176B (en) * | 2015-01-06 | 2018-10-16 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
CN110739212A (en) * | 2019-10-30 | 2020-01-31 | 上海华力微电子有限公司 | Hard mask preparation method and semiconductor device manufacturing method |
CN113327979B (en) * | 2020-02-28 | 2023-04-18 | 中芯国际集成电路制造(天津)有限公司 | Method for forming semiconductor structure |
CN112509912B (en) * | 2021-02-03 | 2021-04-30 | 成都市克莱微波科技有限公司 | Preparation method of semiconductor device |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6326297B1 (en) * | 1999-09-30 | 2001-12-04 | Novellus Systems, Inc. | Method of making a tungsten nitride barrier layer with improved adhesion and stability using a silicon layer |
US6664196B1 (en) * | 1999-03-15 | 2003-12-16 | Matsushita Electric Industrial Co., Ltd. | Method of cleaning electronic device and method of fabricating the same |
US20060286729A1 (en) * | 2005-06-21 | 2006-12-21 | Jack Kavalieros | Complementary metal oxide semiconductor integrated circuit using raised source drain and replacement metal gate |
US7557446B2 (en) * | 2005-06-17 | 2009-07-07 | Fujitsu Microelectronics Limited | Semiconductor device and a fabrication process thereof |
US7595248B2 (en) * | 2005-12-01 | 2009-09-29 | Intel Corporation | Angled implantation for removal of thin film layers |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7723192B2 (en) * | 2008-03-14 | 2010-05-25 | Advanced Micro Devices, Inc. | Integrated circuit long and short channel metal gate devices and method of manufacture |
US8735235B2 (en) | 2008-08-20 | 2014-05-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit metal gate structure and method of fabrication |
-
2010
- 2010-11-30 CN CN2010105682973A patent/CN102479693B/en active Active
-
2011
- 2011-07-06 US US13/177,517 patent/US8349675B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6664196B1 (en) * | 1999-03-15 | 2003-12-16 | Matsushita Electric Industrial Co., Ltd. | Method of cleaning electronic device and method of fabricating the same |
US6326297B1 (en) * | 1999-09-30 | 2001-12-04 | Novellus Systems, Inc. | Method of making a tungsten nitride barrier layer with improved adhesion and stability using a silicon layer |
US7557446B2 (en) * | 2005-06-17 | 2009-07-07 | Fujitsu Microelectronics Limited | Semiconductor device and a fabrication process thereof |
US20060286729A1 (en) * | 2005-06-21 | 2006-12-21 | Jack Kavalieros | Complementary metal oxide semiconductor integrated circuit using raised source drain and replacement metal gate |
US7595248B2 (en) * | 2005-12-01 | 2009-09-29 | Intel Corporation | Angled implantation for removal of thin film layers |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI595566B (en) * | 2012-12-18 | 2017-08-11 | 東京威力科創股份有限公司 | Method for forming dummy gate |
US20140361384A1 (en) * | 2013-06-09 | 2014-12-11 | Semiconductor Manufacturing International (Shanghai) Corporation | Metal gate transistor and method for forming the same |
US9337043B2 (en) * | 2013-06-09 | 2016-05-10 | Semiconductor Manufacturing International (Shanghai) Corporation | Metal gate transistor and method for forming the same |
US20170092741A1 (en) * | 2013-09-12 | 2017-03-30 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device with an angled sidewall gate stack |
US10043887B2 (en) * | 2013-09-12 | 2018-08-07 | Taiwan Semiconductor Manufacturing Company Limited | Methods for forming a semiconductor device with a gate stack having angled sidewalls |
US10879372B2 (en) | 2013-09-12 | 2020-12-29 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device with a metal gate stack having tapered sidewalls |
US11264484B2 (en) * | 2014-10-06 | 2022-03-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of semiconductor device with gate stack |
US9882013B2 (en) * | 2016-03-31 | 2018-01-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN102479693B (en) | 2013-11-06 |
US8349675B2 (en) | 2013-01-08 |
CN102479693A (en) | 2012-05-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8349675B2 (en) | Method for forming a gate electrode | |
US10867841B2 (en) | Semiconductor device and method of manufacturing the same | |
TWI696220B (en) | Method of fabricating semiconductor device | |
US8535998B2 (en) | Method for fabricating a gate structure | |
KR102303953B1 (en) | Semiconductor device and method of manufacturing the same | |
US9312145B2 (en) | Conformal nitridation of one or more fin-type transistor layers | |
US12027424B2 (en) | Semiconductor integrated circuit | |
US11848240B2 (en) | Method of manufacturing a semiconductor device | |
US10727069B2 (en) | Self-aligned contact and manufacturing method thereof | |
TWI756544B (en) | Semiconductor device and fabrication method thereof | |
CN104810368A (en) | Cmos transistor and forming method thereof | |
TWI746165B (en) | Methods for forming semiconductor devices | |
CN104253029A (en) | Forming method of transistors | |
US8704332B2 (en) | Metal oxide semiconductor field effect transistor (MOSFET) gate termination |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HONG, ZHONGSHAN;REEL/FRAME:026556/0583 Effective date: 20110627 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |