US20120112360A1 - Semiconductor chip, stacked semiconductor package having the same, and method for manufacturing stacked semiconductor package - Google Patents
Semiconductor chip, stacked semiconductor package having the same, and method for manufacturing stacked semiconductor package Download PDFInfo
- Publication number
- US20120112360A1 US20120112360A1 US13/243,638 US201113243638A US2012112360A1 US 20120112360 A1 US20120112360 A1 US 20120112360A1 US 201113243638 A US201113243638 A US 201113243638A US 2012112360 A1 US2012112360 A1 US 2012112360A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor chip
- electrodes
- region
- chip body
- peripheral region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 217
- 238000000034 method Methods 0.000 title claims description 11
- 238000004519 manufacturing process Methods 0.000 title claims description 8
- 230000002093 peripheral effect Effects 0.000 claims abstract description 50
- 102100021568 B-cell scaffold protein with ankyrin repeats Human genes 0.000 description 14
- 101000971155 Homo sapiens B-cell scaffold protein with ankyrin repeats Proteins 0.000 description 14
- 239000000945 filler Substances 0.000 description 9
- 239000000463 material Substances 0.000 description 9
- 239000002952 polymeric resin Substances 0.000 description 9
- 229920003002 synthetic resin Polymers 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 239000004593 Epoxy Substances 0.000 description 3
- 239000004642 Polyimide Substances 0.000 description 3
- 239000004793 Polystyrene Substances 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 3
- 230000002542 deteriorative effect Effects 0.000 description 3
- 239000008393 encapsulating agent Substances 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 229920000058 polyacrylate Polymers 0.000 description 3
- 229920000728 polyester Polymers 0.000 description 3
- 229920001721 polyimide Polymers 0.000 description 3
- 229920002223 polystyrene Polymers 0.000 description 3
- 230000003014 reinforcing effect Effects 0.000 description 3
- 230000007547 defect Effects 0.000 description 2
- 238000007792 addition Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/29386—Base material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2224/29387—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/2939—Base material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06593—Mounting aids permanently on device; arrangements for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06596—Structural arrangements for testing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
Definitions
- the present invention relates generally to a semiconductor chip, a stacked semiconductor package having the same, and a method for manufacturing a stacked semiconductor package.
- the packaging technology for a semiconductor integrated circuit has continuously been developed to meet the demand toward miniaturization and high capacity. Recently, various techniques for stacked semiconductor packages are being developed in order to provide satisfactory results in terms of miniaturization, high capacity and mounting efficiency.
- stack which is referred to in the semiconductor industry, means to vertically pile at least two semiconductor chips or packages.
- stacking semiconductor chips or packages in the case of a memory device, it is possible to realize a product having a memory capacity greater than that obtainable through semiconductor integration processes, and mounting area utilization efficiency can be improved.
- a stacked semiconductor package using through-silicon vias has a structure in which through electrodes are formed in each semiconductor chip and the semiconductor chips are stacked such that the semiconductor chips are electrically connected with one another through the through electrodes.
- TSVs through-silicon vias
- FIG. 1 is a plan view illustrating a known semiconductor chip having through electrodes
- FIG. 2 is a cross-sectional view taken along the line I-I′ of FIG. 1
- FIG. 3 is a cross-sectional view taken along the line II-II′ of FIG. 1 .
- a semiconductor chip 10 includes a peripheral region PERI, a first region FR and a second region SR.
- the peripheral region PERI is formed between the first region FR and the second region SR which are separated from each other.
- a plurality of through electrodes 20 for transmission of signals and power are formed in the peripheral region PERI of the semiconductor chip 10 .
- a plurality of memory banks BANK 1 , BANK 2 , . . . , and BANK 8 and a plurality of second through electrodes 30 for providing power are formed in the first and second regions FR and SR of the semiconductor chip 10 .
- the second through electrodes 30 are formed along the edges of the semiconductor chip 10 which extend in directions parallel to a major axis FD of the semiconductor chip 10 . Further, bonding pads 40 used in a chip test are formed in the peripheral region PERI. However, in the case of forming a semiconductor package using such a semiconductor chip 10 , an open fail may occur.
- FIG. 4 is a perspective view explaining an open fail
- FIG. 5 is a cross-sectional view taken along the line I-I′ of FIG. 4 .
- semiconductor chips 10 each having the above-described structure are stacked such that their first and second through electrodes 20 and 30 are connected, and an underfill member 50 is dispensed on the side surfaces of the stacked semiconductor chips 10 by using a dispenser D.
- the underfill member 50 As the underfill member 50 is dispensed on the side surfaces of the stacked semiconductor chips 10 , the underfill member 50 flows through a narrow space between the stacked semiconductor chips 10 by a capillary phenomenon, by which the narrow space between the stacked semiconductor chips 10 is filled.
- the underfill member 50 is filled by moving the dispenser D on the side surfaces of the semiconductor chips 10 which extend parallel to the major axes FD of the semiconductor chips 10 .
- the underfill member 50 may flow from the side surfaces of the semiconductor chips 10 on which the underfill member 50 is dispensed, to the upper surfaces of the semiconductor chips 10 , and cover the second through electrodes 30 . Due to this fact, an open fail may occur when stacking other semiconductor chips subsequently. In order to reduce a probability of the occurrence of the open fail, the second through electrodes 30 may be formed to be sufficiently separated from the side surfaces of the semiconductor chips 10 on which the underfill member 50 is dispensed. However, in this case, a chip size may increase.
- Embodiments of the present invention are directed to a semiconductor chip, a stacked semiconductor package having the same, and a method for manufacturing a stacked semiconductor package, which are appropriate to prevent an open fail.
- a semiconductor chip includes: a semiconductor chip body possessing a rectangular hexahedral shape, divided into a peripheral region and first and second regions which are separated from each other with the peripheral region interposed therebetween, and having a plurality of memory banks formed in each of the first region and the second region; a plurality of first through electrodes formed in the peripheral region; and a plurality of second through electrodes formed in the first and second regions outside the memory banks and disposed in a direction parallel to a minor axis of the semiconductor chip body.
- the second through electrodes may be disposed adjacent to edges of the semiconductor chip body outside the memory banks in the first and second regions. Alternatively, the second through electrodes may be disposed between the memory banks in the first and second regions.
- the peripheral region may be defined to extend across the semiconductor chip body in a direction parallel to a major axis of the semiconductor chip body, and the first through electrodes may be disposed in the peripheral region along the direction parallel to the major axis of the semiconductor chip body.
- the semiconductor chip may further include bonding pads formed in the peripheral region.
- a stacked semiconductor package includes: a plurality of semiconductor chips each including a semiconductor chip body possessing a rectangular hexahedral shape, divided into a peripheral region and first and second regions which are separated from each other with the peripheral region interposed therebetween, and having a plurality of memory banks formed in each of the first region and the second region, a plurality of first through electrodes formed in the peripheral region, and a plurality of second through electrodes formed in the first and second regions outside the memory banks and disposed in a direction parallel to a minor axis of the semiconductor chip body, the plurality of semiconductor chips being vertically stacked such that the first through electrodes and the second through electrodes thereof are connected; and an underfill member filled between the stacked semiconductor chips.
- the second through electrodes of each semiconductor chip may be disposed adjacent to edges of the semiconductor chip body outside the memory banks in the first and second regions. Alternatively, the second through electrodes of each semiconductor chip may be disposed between the memory banks in the first and second regions.
- each semiconductor chip may be defined to extend across the semiconductor chip body in a direction is parallel to a major axis of the semiconductor chip body, and the first through electrodes may be disposed in the peripheral region along the direction parallel to the major axis of the semiconductor chip body.
- Each semiconductor chip may further include bonding pads which are formed in the peripheral region.
- a method for manufacturing a stacked semiconductor package includes the steps of: preparing a plurality of semiconductor chips each including a semiconductor chip body possessing a rectangular hexahedral shape, divided into a peripheral region and first and second regions which are separated from each other with the peripheral region interposed therebetween, and having a plurality of memory banks formed in each of the first region and the second region, a plurality of first through electrodes formed in the peripheral region, and a plurality of second through electrodes formed in the first and second regions outside the memory banks and disposed in a direction parallel to a minor axis of the semiconductor chip body; vertically stacking the plurality of semiconductor chips such that the first and second through electrodes of the plurality of semiconductor chips are connected; and dispensing an underfill member on side surfaces of the stacked semiconductor chips which are parallel to a major axis of the semiconductor chip body, and forming the underfill member between the stacked semiconductor chips.
- the step of forming the underfill member between the stacked semiconductor chips may include the steps of: dispensing the underfill member while moving a dispenser on the sides surfaces of the stacked semiconductor chips which are parallel to the major axis of the semiconductor chip body, and filling the underfill member between the stacked semiconductor chips; and hardening the underfill member.
- FIG. 1 is a plan view illustrating a known semiconductor chip having through electrodes.
- FIG. 2 is a cross-sectional view taken along the line I-I′ of FIG. 1 .
- FIG. 3 is a cross-sectional view taken along the line II-II′ of FIG. 1 .
- FIG. 4 is a perspective view explaining an open fail.
- FIG. 5 is a cross-sectional view taken along the line I-I′ of FIG. 4 .
- FIG. 6 is a perspective view illustrating a semiconductor chip in accordance with an embodiment of the present invention.
- FIG. 7 is a cross-sectional view taken along the line I-I′ of FIG. 6 .
- FIG. 8 is a cross-sectional view taken along the line II-II′ of FIG. 6 .
- FIG. 9 is a perspective view illustrating a semiconductor chip in accordance with an embodiment of the present invention.
- FIG. 10 is a cross-sectional view taken along the line I-I′ of FIG. 9 .
- FIG. 11 is a cross-sectional view taken along the line II-II′ of FIG. 9 .
- FIG. 12 is a perspective view illustrating a stacked semiconductor package in accordance with an embodiment of the present invention.
- FIG. 13 is a perspective view illustrating a stacked semiconductor package in accordance with an embodiment of the present invention.
- FIGS. 14A and 14B are perspective views explaining a method for manufacturing a stacked semiconductor package in accordance with an embodiment of the present invention.
- FIGS. 15A and 15B are cross-sectional views taken along the lines I-I′ of FIGS. 14A and 14B .
- FIG. 6 is a perspective view illustrating a semiconductor chip in accordance with an embodiment of the present invention
- FIG. 7 is a cross-sectional view taken along the line I-I′ of FIG. 6
- FIG. 8 is a cross-sectional view taken along the line II-II′ of FIG. 6 .
- the semiconductor chip 100 in accordance with an embodiment of the present invention includes a semiconductor chip body 110 , first through electrodes 120 , and second through electrodes 130 .
- the semiconductor chip 100 may further include bonding pads 140 .
- the semiconductor chip body 110 has a rectangular hexahedral shape.
- the semiconductor chip body 110 with the rectangular hexahedral shape has a first surface A, a second surface B which faces away from the first surface A, and four side surfaces C which connect the first surface A and the second surface B with each other.
- the semiconductor chip body 110 includes a first region FR, a second region SR and a peripheral region PERI.
- the peripheral region PERI extends across the semiconductor chip body 110 in the direction of a major axis FD of the semiconductor chip body 110 .
- the first region FR and the second region SR are separated from each other and the peripheral region PERI is formed between the first region FR and the second region SR.
- a plurality of memory banks BANK 1 , BANK 2 , . . . , and BANK 8 are formed in the first and second regions FR and SR.
- the first, third, fifth and seventh memory banks BANK 1 , BANK 3 , BANK 5 and BANK 7 are formed in the first region FR, and the second, fourth, sixth and eighth memory banks BANK 2 , BANK 4 , BANK 6 and BANK 8 are formed in the second region SR.
- the first through electrodes 120 are formed in the peripheral region PERI. In an embodiment, the first through electrodes 120 are formed in 3 rows along directions parallel to the major axis FD of the semiconductor chip body 110 in the peripheral region PERI. The first through electrodes 120 pass through the semiconductor chip body 110 including the first surface A and the second surface B.
- the second through electrodes 130 are formed adjacent to the edges of the semiconductor chip body 110 outside the memory banks BANK 1 , BANK 2 , . . . , and BANK 8 in the first and second regions FR and SR along directions parallel to a minor axis SD of the semiconductor chip body 110 .
- the second through electrodes 130 pass through the semiconductor chip body 110 including the first surface A and the second surface B.
- the bonding pads 140 which may be used in the test of the semiconductor chip 100 , are formed in a plural number on the first surface A of the semiconductor chip body 110 .
- the plurality of bonding pads 140 are formed along the first through electrodes 120 .
- FIG. 9 is a perspective view illustrating a semiconductor chip in accordance with an embodiment of the present invention
- FIG. 10 is a cross-sectional view taken along the line I-I′ of FIG. 9
- FIG. 11 is a cross-sectional view taken along the line II-II′ of FIG. 9 .
- the semiconductor chip in accordance with an embodiment of the present invention has substantially the same configuration as the semiconductor chip according to the embodiment described above with reference to FIGS. 6 through 8 , except the positions of second through electrodes.
- the semiconductor chip 200 in accordance with an embodiment of the present invention includes a semiconductor chip body 210 , first through electrodes 220 , and second through electrodes 230 .
- the semiconductor chip 200 may further include bonding pads 240 .
- the semiconductor chip body 210 has a rectangular hexahedral shape.
- the semiconductor chip body 210 with the rectangular hexahedral shape has a first surface A, a second surface B which faces away from the first surface A, and four side surfaces C which connect the first surface A and the second surface B with each other.
- the semiconductor chip body 210 includes a first region FR, a second region SR and a peripheral region PERI.
- the peripheral region PERI extends across the semiconductor chip body 210 in the direction of a major axis FD of the semiconductor chip body 210 .
- the first region FR and the second region SR are is separated from each other and the peripheral region PERI is formed between the first region FR and the second region SR.
- a plurality of memory banks BANK 1 , BANK 2 , . . . , and BANK 8 are formed in the first and second regions FR and SR.
- the first, third, fifth and seventh memory banks BANK 1 , BANK 3 , BANK 5 and BANK 7 are formed in the first region FR
- the second, fourth, sixth and eighth memory banks BANK 2 , BANK 4 , BANK 6 and BANK 8 are formed in the second region SR.
- the first through electrodes 220 are formed in the peripheral region PERI. In an embodiment, the first through electrodes 220 are formed in 3 rows along directions parallel to the major axis FD of the semiconductor chip body 210 in the peripheral region PERI. The first through electrodes 220 pass through the semiconductor chip body 210 including the first surface A and the second surface B. The second through electrodes 230 are formed between any adjacent banks out of the memory banks BANK 1 , BANK 2 , . . . , and BANK 8 in the first and second regions FR and SR along directions parallel to a minor axis SD of the semiconductor chip body 210 .
- the second through electrodes 230 are formed between the first memory bank BANK 1 and the third memory bank BANK 3 and between the fifth memory bank BANK 5 and the seventh memory bank BANK 7 in the first region FR, and between the second memory bank BANK 2 and the fourth memory bank BANK 4 and between the sixth memory bank BANK 6 and the eighth memory bank BANK 8 in the second region SR, along the directions parallel to the minor axis SD of the semiconductor chip body 210 .
- the second through electrodes 230 pass through the semiconductor chip body 210 including the first surface A and the second surface B.
- the bonding pads 240 which may be used in the test of the semiconductor chip 200 , are formed in a plural number on the first surface A of the semiconductor chip body 210 .
- the plurality of bonding pads 240 are formed along the first through electrodes 220 .
- FIG. 12 is a perspective view illustrating a stacked semiconductor package in accordance with an embodiment of the present invention.
- the stacked semiconductor package in accordance with an embodiment of the present invention includes a plurality of semiconductor chips 100 and an underfill member 300 .
- Each semiconductor chip 100 may have substantially the same configuration as the semiconductor chip described above with reference to FIGS. 6 through 8 . Therefore, repeated descriptions of the same component elements will be omitted herein, and the same terms and the same reference numerals will be used to refer to the same component parts.
- the semiconductor chips 100 are vertically stacked such that first and second through electrodes 120 and 130 of the respective semiconductor chips 100 are coupled.
- the underfill member 300 is filled between the stacked semiconductor chips 100 .
- a semiconductor encapsulant or a polymer resin for semiconductor bonding containing a filler material for reinforcing a mechanical characteristic
- the polymer resin for the underfill member 300 may include epoxy-based, polyimide-based, polyester-based and polyacrylate-based polymer resins.
- the filler material functions to prevent the mechanical characteristics of the underfill member 300 from deteriorating when bonding the semiconductor chips 100 .
- silica (SiO2), silicon (Si), titanium dioxide (TiO2), polystyrene, polymetylmethacrylate, etc. may be used.
- FIG. 13 is a perspective view illustrating a stacked semiconductor package in accordance with an embodiment of the present invention.
- the stacked semiconductor package in accordance with an embodiment of the present invention includes a plurality of semiconductor chips 200 and an underfill member 400 .
- Each semiconductor chip 200 may have substantially the same configuration as the semiconductor chip described above with reference to FIGS. 9 through 11 . Therefore, repeated descriptions of the same component elements will be omitted herein, and the same terms and the same reference numerals will be used to refer to the same component parts.
- the semiconductor chips 200 are vertically stacked such that first and second through electrodes 220 and 230 of the respective semiconductor chips 200 are coupled.
- the underfill member 400 is filled between the stacked semiconductor chips 200 .
- a semiconductor encapsulant or a polymer resin for semiconductor bonding containing a filler material for reinforcing a mechanical characteristic
- the polymer resin for the underfill member 400 may include epoxy-based, polyimide-based, polyester-based and polyacrylate-based polymer resins.
- the filler material functions to prevent the mechanical characteristics of the underfill member 400 from deteriorating when bonding the semiconductor chips 200 .
- silica (SiO2), silicon (Si), titanium dioxide (TiO2), polystyrene, polymetylmethacrylate, etc. may be used.
- FIGS. 14A and 14B are perspective views explaining a method for manufacturing a stacked semiconductor package in accordance with an embodiment of the present invention
- FIGS. 15A and 15B are cross-sectional views taken along the lines I-I′ of FIGS. 14A and 14B .
- a plurality of semiconductor chips 100 are prepared first.
- Each semiconductor chip 100 includes a semiconductor chip body 110 , first through electrodes 120 , and second through electrodes 130 .
- the semiconductor chip 100 may further include bonding pads 140 .
- the semiconductor chip body 110 has a rectangular hexahedral shape.
- the semiconductor chip body 110 with the rectangular hexahedral shape has a first surface A, a second surface B which faces away from the first surface A, and four side surfaces C which connect the first surface A and the second surface B with each other.
- the semiconductor chip body 110 includes a first region FR, a second region SR and a peripheral region PERI.
- the peripheral region PERI extends across the semiconductor chip body 110 in the direction of a major axis FD of the semiconductor chip body 110 .
- the first region FR and the second region SR are separated from each other and the peripheral region PERI is formed between the first region FR and the second region SR.
- a plurality of memory banks BANK 1 , BANK 2 , . . . , and BANK 8 are formed in the first and second regions FR and SR.
- the first, third, fifth and seventh memory banks BANK 1 , BANK 3 , BANK 5 and BANK 7 are formed in the first region FR
- the second, fourth, sixth and eighth memory banks BANK 2 , BANK 4 , BANK 6 and BANK 8 are formed in the second region SR.
- the first through electrodes 120 are formed in the peripheral region PERI. In an embodiment, the first through electrodes 120 are formed in 3 rows along directions parallel to the major axis FD of the semiconductor chip body 110 in the peripheral region PERI. The first through electrodes 120 pass through the semiconductor chip body 110 including the first surface A and the second surface B.
- the second through electrodes 130 are formed adjacent to the edges of the semiconductor chip body 110 outside the memory banks BANK 1 , BANK 2 , . . . , and BANK 8 in the first and second regions FR and SR along directions parallel to a minor axis SD of the semiconductor chip body 110 .
- the second through electrodes 130 pass through the semiconductor chip body 110 including the first surface A and the second surface B.
- the bonding pads 140 which may be used in the test of the semiconductor chip 100 , are formed in a plural number on the first surface A of the semiconductor chip body 110 .
- the plurality of bonding pads 140 are formed along the first through electrodes 120 .
- the second through electrodes 130 are formed adjacent to the edges of the semiconductor chip body 110 outside the memory banks BANK 1 , BANK 2 , BANK 7 and BANK 8 in the first and second regions FR and SR along the directions parallel to the minor axis SD of the semiconductor chip body 110 , the present invention is not limited to such, and the second through electrodes 130 may be formed between any adjacent banks out of the memory banks BANK 1 , BANK 2 , BANK 7 and BANK 8 in the first and second regions FR and SR along directions parallel to the minor axis SD of the semiconductor chip body 110 .
- the second through electrodes 130 may be formed between the first memory bank BANK 1 and the third memory bank BANK 3 and between the fifth memory bank BANK 5 and the seventh memory bank BANK 7 in the first region FR, and between the second memory bank BANK 2 and the fourth memory bank BANK 4 and between the sixth memory bank BANK 6 and the eighth memory bank BANK 8 in the second region SR, along the directions parallel to the minor axis SD of the semiconductor chip body 110 .
- the semiconductor chips 100 are vertically stacked and electrically connected by the first and second through electrodes 120 and 130 .
- an underfill member 200 is dispensed on the side surfaces of the semiconductor chips 100 which extend parallel to the major axes FD of the semiconductor chips 100 , while moving a dispenser D.
- the underfill member 200 flows through a narrow space between the stacked semiconductor chips 100 by a capillary phenomenon, by which the narrow space between the stacked semiconductor chips 100 is filled with the underfill member 200 .
- the reason why the underfill member 200 is dispensed while moving the dispenser D along the major axes FD of the semiconductor chips 110 is to decrease the flowing distance of the underfill member 200 by the capillary phenomenon and reduce a probability of an occurrence of a defect due to insufficient filling of the underfill member 200 .
- a semiconductor encapsulant or a polymer resin for semiconductor bonding containing a filler material for reinforcing a mechanical characteristic
- the polymer resin for the underfill member 200 may include epoxy-based, polyimide-based, polyester-based and polyacrylate-based polymer resins.
- the filler material functions to prevent the mechanical characteristics of the underfill member 200 from deteriorating when bonding the semiconductor chips 100 .
- silica (SiO2), silicon (Si), titanium dioxide (TiO2), polystyrene, polymetylmethacrylate, etc. may be used.
- the underfill member 200 is hardened through a curing process.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Semiconductor Memories (AREA)
Abstract
A semiconductor chip includes a semiconductor chip body including a peripheral region, a first region and a second region, and having a plurality of memory banks formed in each of the first region and the second region; a plurality of first through electrodes formed in the peripheral region; and a plurality of second through electrodes formed in the first and second regions along a direction parallel to a minor axis of the semiconductor chip body.
Description
- The present application claims priority to Korean patent application number 10-2010-110241 filed on Nov. 8, 2010, which is incorporated herein by reference in its entirety.
- The present invention relates generally to a semiconductor chip, a stacked semiconductor package having the same, and a method for manufacturing a stacked semiconductor package.
- The packaging technology for a semiconductor integrated circuit has continuously been developed to meet the demand toward miniaturization and high capacity. Recently, various techniques for stacked semiconductor packages are being developed in order to provide satisfactory results in terms of miniaturization, high capacity and mounting efficiency.
- The term “stack”, which is referred to in the semiconductor industry, means to vertically pile at least two semiconductor chips or packages. Through stacking semiconductor chips or packages, in the case of a memory device, it is possible to realize a product having a memory capacity greater than that obtainable through semiconductor integration processes, and mounting area utilization efficiency can be improved.
- Among stacked semiconductor packages, a stacked semiconductor package using through-silicon vias (TSVs) has a structure in which through electrodes are formed in each semiconductor chip and the semiconductor chips are stacked such that the semiconductor chips are electrically connected with one another through the through electrodes. By using the through electrodes in the stacked semiconductor package, an operation speed of a semiconductor package may increase. Further, since electrical connections are formed via the through electrodes, the volume of the semiconductor package may decrease.
-
FIG. 1 is a plan view illustrating a known semiconductor chip having through electrodes,FIG. 2 is a cross-sectional view taken along the line I-I′ ofFIG. 1 , andFIG. 3 is a cross-sectional view taken along the line II-II′ ofFIG. 1 . - Referring to
FIGS. 1 through 3 , asemiconductor chip 10 includes a peripheral region PERI, a first region FR and a second region SR. Here, the peripheral region PERI is formed between the first region FR and the second region SR which are separated from each other. A plurality of throughelectrodes 20 for transmission of signals and power are formed in the peripheral region PERI of thesemiconductor chip 10. A plurality of memory banks BANK1, BANK2, . . . , and BANK8 and a plurality of second throughelectrodes 30 for providing power are formed in the first and second regions FR and SR of thesemiconductor chip 10. The second throughelectrodes 30 are formed along the edges of thesemiconductor chip 10 which extend in directions parallel to a major axis FD of thesemiconductor chip 10. Further,bonding pads 40 used in a chip test are formed in the peripheral region PERI. However, in the case of forming a semiconductor package using such asemiconductor chip 10, an open fail may occur. -
FIG. 4 is a perspective view explaining an open fail, andFIG. 5 is a cross-sectional view taken along the line I-I′ ofFIG. 4 . - Referring to
FIGS. 4 and 5 ,semiconductor chips 10 each having the above-described structure are stacked such that their first and second throughelectrodes underfill member 50 is dispensed on the side surfaces of thestacked semiconductor chips 10 by using a dispenser D. As theunderfill member 50 is dispensed on the side surfaces of thestacked semiconductor chips 10, theunderfill member 50 flows through a narrow space between thestacked semiconductor chips 10 by a capillary phenomenon, by which the narrow space between thestacked semiconductor chips 10 is filled. However, if the flowing distance of theunderfill member 50 by the capillary phenomenon is long, theunderfill member 50 may not be properly filled between thesemiconductor chips 10, and thus a defect may be caused. Therefore, according to a known art, theunderfill member 50 is filled by moving the dispenser D on the side surfaces of thesemiconductor chips 10 which extend parallel to the major axes FD of thesemiconductor chips 10. - However, the
underfill member 50 may flow from the side surfaces of thesemiconductor chips 10 on which theunderfill member 50 is dispensed, to the upper surfaces of thesemiconductor chips 10, and cover the second throughelectrodes 30. Due to this fact, an open fail may occur when stacking other semiconductor chips subsequently. In order to reduce a probability of the occurrence of the open fail, the second throughelectrodes 30 may be formed to be sufficiently separated from the side surfaces of thesemiconductor chips 10 on which theunderfill member 50 is dispensed. However, in this case, a chip size may increase. - Embodiments of the present invention are directed to a semiconductor chip, a stacked semiconductor package having the same, and a method for manufacturing a stacked semiconductor package, which are appropriate to prevent an open fail.
- In an embodiment of the present invention, a semiconductor chip includes: a semiconductor chip body possessing a rectangular hexahedral shape, divided into a peripheral region and first and second regions which are separated from each other with the peripheral region interposed therebetween, and having a plurality of memory banks formed in each of the first region and the second region; a plurality of first through electrodes formed in the peripheral region; and a plurality of second through electrodes formed in the first and second regions outside the memory banks and disposed in a direction parallel to a minor axis of the semiconductor chip body.
- The second through electrodes may be disposed adjacent to edges of the semiconductor chip body outside the memory banks in the first and second regions. Alternatively, the second through electrodes may be disposed between the memory banks in the first and second regions.
- The peripheral region may be defined to extend across the semiconductor chip body in a direction parallel to a major axis of the semiconductor chip body, and the first through electrodes may be disposed in the peripheral region along the direction parallel to the major axis of the semiconductor chip body.
- The semiconductor chip may further include bonding pads formed in the peripheral region.
- In an embodiment of the present invention, a stacked semiconductor package includes: a plurality of semiconductor chips each including a semiconductor chip body possessing a rectangular hexahedral shape, divided into a peripheral region and first and second regions which are separated from each other with the peripheral region interposed therebetween, and having a plurality of memory banks formed in each of the first region and the second region, a plurality of first through electrodes formed in the peripheral region, and a plurality of second through electrodes formed in the first and second regions outside the memory banks and disposed in a direction parallel to a minor axis of the semiconductor chip body, the plurality of semiconductor chips being vertically stacked such that the first through electrodes and the second through electrodes thereof are connected; and an underfill member filled between the stacked semiconductor chips.
- The second through electrodes of each semiconductor chip may be disposed adjacent to edges of the semiconductor chip body outside the memory banks in the first and second regions. Alternatively, the second through electrodes of each semiconductor chip may be disposed between the memory banks in the first and second regions.
- The peripheral region of each semiconductor chip may be defined to extend across the semiconductor chip body in a direction is parallel to a major axis of the semiconductor chip body, and the first through electrodes may be disposed in the peripheral region along the direction parallel to the major axis of the semiconductor chip body.
- Each semiconductor chip may further include bonding pads which are formed in the peripheral region.
- In an embodiment of the present invention, a method for manufacturing a stacked semiconductor package includes the steps of: preparing a plurality of semiconductor chips each including a semiconductor chip body possessing a rectangular hexahedral shape, divided into a peripheral region and first and second regions which are separated from each other with the peripheral region interposed therebetween, and having a plurality of memory banks formed in each of the first region and the second region, a plurality of first through electrodes formed in the peripheral region, and a plurality of second through electrodes formed in the first and second regions outside the memory banks and disposed in a direction parallel to a minor axis of the semiconductor chip body; vertically stacking the plurality of semiconductor chips such that the first and second through electrodes of the plurality of semiconductor chips are connected; and dispensing an underfill member on side surfaces of the stacked semiconductor chips which are parallel to a major axis of the semiconductor chip body, and forming the underfill member between the stacked semiconductor chips.
- The step of forming the underfill member between the stacked semiconductor chips may include the steps of: dispensing the underfill member while moving a dispenser on the sides surfaces of the stacked semiconductor chips which are parallel to the major axis of the semiconductor chip body, and filling the underfill member between the stacked semiconductor chips; and hardening the underfill member.
-
FIG. 1 is a plan view illustrating a known semiconductor chip having through electrodes. -
FIG. 2 is a cross-sectional view taken along the line I-I′ ofFIG. 1 . -
FIG. 3 is a cross-sectional view taken along the line II-II′ ofFIG. 1 . -
FIG. 4 is a perspective view explaining an open fail. -
FIG. 5 is a cross-sectional view taken along the line I-I′ ofFIG. 4 . -
FIG. 6 is a perspective view illustrating a semiconductor chip in accordance with an embodiment of the present invention. -
FIG. 7 is a cross-sectional view taken along the line I-I′ ofFIG. 6 . -
FIG. 8 is a cross-sectional view taken along the line II-II′ ofFIG. 6 . -
FIG. 9 is a perspective view illustrating a semiconductor chip in accordance with an embodiment of the present invention. -
FIG. 10 is a cross-sectional view taken along the line I-I′ ofFIG. 9 . -
FIG. 11 is a cross-sectional view taken along the line II-II′ ofFIG. 9 . -
FIG. 12 is a perspective view illustrating a stacked semiconductor package in accordance with an embodiment of the present invention. -
FIG. 13 is a perspective view illustrating a stacked semiconductor package in accordance with an embodiment of the present invention. -
FIGS. 14A and 14B are perspective views explaining a method for manufacturing a stacked semiconductor package in accordance with an embodiment of the present invention. -
FIGS. 15A and 15B are cross-sectional views taken along the lines I-I′ ofFIGS. 14A and 14B . - Hereafter, specific embodiments of the present invention will be described in detail with reference to the accompanying drawings.
- It is to be understood herein that the drawings are not necessarily to scale and in some instances proportions may have been exaggerated in order to more clearly depict certain features of the invention.
-
FIG. 6 is a perspective view illustrating a semiconductor chip in accordance with an embodiment of the present invention,FIG. 7 is a cross-sectional view taken along the line I-I′ ofFIG. 6 , andFIG. 8 is a cross-sectional view taken along the line II-II′ ofFIG. 6 . - Referring to
FIGS. 6 through 8 , thesemiconductor chip 100 in accordance with an embodiment of the present invention includes asemiconductor chip body 110, first throughelectrodes 120, and second throughelectrodes 130. In addition, thesemiconductor chip 100 may further includebonding pads 140. - The
semiconductor chip body 110 has a rectangular hexahedral shape. Thesemiconductor chip body 110 with the rectangular hexahedral shape has a first surface A, a second surface B which faces away from the first surface A, and four side surfaces C which connect the first surface A and the second surface B with each other. - The
semiconductor chip body 110 includes a first region FR, a second region SR and a peripheral region PERI. The peripheral region PERI extends across thesemiconductor chip body 110 in the direction of a major axis FD of thesemiconductor chip body 110. The first region FR and the second region SR are separated from each other and the peripheral region PERI is formed between the first region FR and the second region SR. A plurality of memory banks BANK1, BANK2, . . . , and BANK8 are formed in the first and second regions FR and SR. In an embodiment, the first, third, fifth and seventh memory banks BANK1, BANK3, BANK5 and BANK7 are formed in the first region FR, and the second, fourth, sixth and eighth memory banks BANK2, BANK4, BANK6 and BANK8 are formed in the second region SR. - The first through
electrodes 120 are formed in the peripheral region PERI. In an embodiment, the first throughelectrodes 120 are formed in 3 rows along directions parallel to the major axis FD of thesemiconductor chip body 110 in the peripheral region PERI. The first throughelectrodes 120 pass through thesemiconductor chip body 110 including the first surface A and the second surface B. The second throughelectrodes 130 are formed adjacent to the edges of thesemiconductor chip body 110 outside the memory banks BANK1, BANK2, . . . , and BANK8 in the first and second regions FR and SR along directions parallel to a minor axis SD of thesemiconductor chip body 110. The second throughelectrodes 130 pass through thesemiconductor chip body 110 including the first surface A and the second surface B. - The
bonding pads 140, which may be used in the test of thesemiconductor chip 100, are formed in a plural number on the first surface A of thesemiconductor chip body 110. The plurality ofbonding pads 140 are formed along the first throughelectrodes 120. -
FIG. 9 is a perspective view illustrating a semiconductor chip in accordance with an embodiment of the present invention,FIG. 10 is a cross-sectional view taken along the line I-I′ ofFIG. 9 , andFIG. 11 is a cross-sectional view taken along the line II-II′ ofFIG. 9 . - The semiconductor chip in accordance with an embodiment of the present invention has substantially the same configuration as the semiconductor chip according to the embodiment described above with reference to
FIGS. 6 through 8 , except the positions of second through electrodes. - Referring to
FIGS. 9 through 11 , thesemiconductor chip 200 in accordance with an embodiment of the present invention includes asemiconductor chip body 210, first throughelectrodes 220, and second throughelectrodes 230. In addition, thesemiconductor chip 200 may further includebonding pads 240. - The
semiconductor chip body 210 has a rectangular hexahedral shape. Thesemiconductor chip body 210 with the rectangular hexahedral shape has a first surface A, a second surface B which faces away from the first surface A, and four side surfaces C which connect the first surface A and the second surface B with each other. Thesemiconductor chip body 210 includes a first region FR, a second region SR and a peripheral region PERI. The peripheral region PERI extends across thesemiconductor chip body 210 in the direction of a major axis FD of thesemiconductor chip body 210. The first region FR and the second region SR are is separated from each other and the peripheral region PERI is formed between the first region FR and the second region SR. - A plurality of memory banks BANK1, BANK2, . . . , and BANK8 are formed in the first and second regions FR and SR. In an embodiment, the first, third, fifth and seventh memory banks BANK1, BANK3, BANK5 and BANK7 are formed in the first region FR, and the second, fourth, sixth and eighth memory banks BANK2, BANK4, BANK6 and BANK8 are formed in the second region SR.
- The first through
electrodes 220 are formed in the peripheral region PERI. In an embodiment, the first throughelectrodes 220 are formed in 3 rows along directions parallel to the major axis FD of thesemiconductor chip body 210 in the peripheral region PERI. The first throughelectrodes 220 pass through thesemiconductor chip body 210 including the first surface A and the second surface B. The second throughelectrodes 230 are formed between any adjacent banks out of the memory banks BANK1, BANK2, . . . , and BANK8 in the first and second regions FR and SR along directions parallel to a minor axis SD of thesemiconductor chip body 210. In an embodiment, the second throughelectrodes 230 are formed between the first memory bank BANK1 and the third memory bank BANK3 and between the fifth memory bank BANK5 and the seventh memory bank BANK7 in the first region FR, and between the second memory bank BANK2 and the fourth memory bank BANK4 and between the sixth memory bank BANK6 and the eighth memory bank BANK8 in the second region SR, along the directions parallel to the minor axis SD of thesemiconductor chip body 210. The second throughelectrodes 230 pass through thesemiconductor chip body 210 including the first surface A and the second surface B. - The
bonding pads 240, which may be used in the test of thesemiconductor chip 200, are formed in a plural number on the first surface A of thesemiconductor chip body 210. The plurality ofbonding pads 240 are formed along the first throughelectrodes 220. -
FIG. 12 is a perspective view illustrating a stacked semiconductor package in accordance with an embodiment of the present invention. - Referring to
FIG. 12 , the stacked semiconductor package in accordance with an embodiment of the present invention includes a plurality ofsemiconductor chips 100 and anunderfill member 300. - Each
semiconductor chip 100 may have substantially the same configuration as the semiconductor chip described above with reference toFIGS. 6 through 8 . Therefore, repeated descriptions of the same component elements will be omitted herein, and the same terms and the same reference numerals will be used to refer to the same component parts. - The semiconductor chips 100 are vertically stacked such that first and second through
electrodes respective semiconductor chips 100 are coupled. - The
underfill member 300 is filled between thestacked semiconductor chips 100. As theunderfill member 300, a semiconductor encapsulant or a polymer resin for semiconductor bonding, containing a filler material for reinforcing a mechanical characteristic, may be used. Examples of the polymer resin for theunderfill member 300 may include epoxy-based, polyimide-based, polyester-based and polyacrylate-based polymer resins. The filler material functions to prevent the mechanical characteristics of theunderfill member 300 from deteriorating when bonding the semiconductor chips 100. As the filler material, silica (SiO2), silicon (Si), titanium dioxide (TiO2), polystyrene, polymetylmethacrylate, etc. may be used. -
FIG. 13 is a perspective view illustrating a stacked semiconductor package in accordance with an embodiment of the present invention. - Referring to
FIG. 13 , the stacked semiconductor package in accordance with an embodiment of the present invention includes a plurality ofsemiconductor chips 200 and anunderfill member 400. - Each
semiconductor chip 200 may have substantially the same configuration as the semiconductor chip described above with reference toFIGS. 9 through 11 . Therefore, repeated descriptions of the same component elements will be omitted herein, and the same terms and the same reference numerals will be used to refer to the same component parts. - The semiconductor chips 200 are vertically stacked such that first and second through
electrodes respective semiconductor chips 200 are coupled. - The
underfill member 400 is filled between thestacked semiconductor chips 200. As theunderfill member 400, a semiconductor encapsulant or a polymer resin for semiconductor bonding, containing a filler material for reinforcing a mechanical characteristic, may be used. Examples of the polymer resin for theunderfill member 400 may include epoxy-based, polyimide-based, polyester-based and polyacrylate-based polymer resins. The filler material functions to prevent the mechanical characteristics of theunderfill member 400 from deteriorating when bonding the semiconductor chips 200. As the filler material, silica (SiO2), silicon (Si), titanium dioxide (TiO2), polystyrene, polymetylmethacrylate, etc. may be used. -
FIGS. 14A and 14B are perspective views explaining a method for manufacturing a stacked semiconductor package in accordance with an embodiment of the present invention, andFIGS. 15A and 15B are cross-sectional views taken along the lines I-I′ ofFIGS. 14A and 14B . - Referring to
FIGS. 14A and 15A , in order to manufacture a stacked semiconductor package according to an embodiment, a plurality ofsemiconductor chips 100 are prepared first. - Each
semiconductor chip 100 includes asemiconductor chip body 110, first throughelectrodes 120, and second throughelectrodes 130. In addition, thesemiconductor chip 100 may further includebonding pads 140. - The
semiconductor chip body 110 has a rectangular hexahedral shape. Thesemiconductor chip body 110 with the rectangular hexahedral shape has a first surface A, a second surface B which faces away from the first surface A, and four side surfaces C which connect the first surface A and the second surface B with each other. Thesemiconductor chip body 110 includes a first region FR, a second region SR and a peripheral region PERI. The peripheral region PERI extends across thesemiconductor chip body 110 in the direction of a major axis FD of thesemiconductor chip body 110. The first region FR and the second region SR are separated from each other and the peripheral region PERI is formed between the first region FR and the second region SR. A plurality of memory banks BANK1, BANK2, . . . , and BANK8 are formed in the first and second regions FR and SR. In an embodiment, the first, third, fifth and seventh memory banks BANK1, BANK3, BANK5 and BANK7 are formed in the first region FR, and the second, fourth, sixth and eighth memory banks BANK2, BANK4, BANK6 and BANK8 are formed in the second region SR. - The first through
electrodes 120 are formed in the peripheral region PERI. In an embodiment, the first throughelectrodes 120 are formed in 3 rows along directions parallel to the major axis FD of thesemiconductor chip body 110 in the peripheral region PERI. The first throughelectrodes 120 pass through thesemiconductor chip body 110 including the first surface A and the second surface B. The second throughelectrodes 130 are formed adjacent to the edges of thesemiconductor chip body 110 outside the memory banks BANK1, BANK2, . . . , and BANK8 in the first and second regions FR and SR along directions parallel to a minor axis SD of thesemiconductor chip body 110. The second throughelectrodes 130 pass through thesemiconductor chip body 110 including the first surface A and the second surface B. - The
bonding pads 140, which may be used in the test of thesemiconductor chip 100, are formed in a plural number on the first surface A of thesemiconductor chip body 110. The plurality ofbonding pads 140 are formed along the first throughelectrodes 120. - Although it was described and illustrated in an embodiment that the second through
electrodes 130 are formed adjacent to the edges of thesemiconductor chip body 110 outside the memory banks BANK1, BANK2, BANK7 and BANK8 in the first and second regions FR and SR along the directions parallel to the minor axis SD of thesemiconductor chip body 110, the present invention is not limited to such, and the second throughelectrodes 130 may be formed between any adjacent banks out of the memory banks BANK1, BANK2, BANK7 and BANK8 in the first and second regions FR and SR along directions parallel to the minor axis SD of thesemiconductor chip body 110. For example, the second throughelectrodes 130 may be formed between the first memory bank BANK1 and the third memory bank BANK3 and between the fifth memory bank BANK5 and the seventh memory bank BANK7 in the first region FR, and between the second memory bank BANK2 and the fourth memory bank BANK4 and between the sixth memory bank BANK6 and the eighth memory bank BANK8 in the second region SR, along the directions parallel to the minor axis SD of thesemiconductor chip body 110. - Then, the
semiconductor chips 100 are vertically stacked and electrically connected by the first and second throughelectrodes - Referring to
FIGS. 14B and 15B , anunderfill member 200 is dispensed on the side surfaces of thesemiconductor chips 100 which extend parallel to the major axes FD of thesemiconductor chips 100, while moving a dispenser D. As theunderfill member 200 is dispensed, theunderfill member 200 flows through a narrow space between thestacked semiconductor chips 100 by a capillary phenomenon, by which the narrow space between thestacked semiconductor chips 100 is filled with theunderfill member 200. - The reason why the
underfill member 200 is dispensed while moving the dispenser D along the major axes FD of the semiconductor chips 110 is to decrease the flowing distance of theunderfill member 200 by the capillary phenomenon and reduce a probability of an occurrence of a defect due to insufficient filling of theunderfill member 200. - As the
underfill member 200, a semiconductor encapsulant or a polymer resin for semiconductor bonding, containing a filler material for reinforcing a mechanical characteristic, may be used. Examples of the polymer resin for theunderfill member 200 may include epoxy-based, polyimide-based, polyester-based and polyacrylate-based polymer resins. The filler material functions to prevent the mechanical characteristics of theunderfill member 200 from deteriorating when bonding the semiconductor chips 100. As the filler material, silica (SiO2), silicon (Si), titanium dioxide (TiO2), polystyrene, polymetylmethacrylate, etc. may be used. - Next, the
underfill member 200 is hardened through a curing process. - As is apparent from the above description, in the present invention, since through electrodes are not formed at an edge where an underfill member is dispensed, a probability of an occurrence of an open fail may decrease even though the underfill member overflows to the upper surface of a semiconductor chip when dispensing the underfill member.
- Although specific embodiments of the present invention have been described for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and the is spirit of the invention as disclosed in the accompanying claims.
Claims (14)
1. A semiconductor chip comprising:
a semiconductor chip body including a peripheral region, a first region and a second region, and having a plurality of memory banks formed in each of the first region and the second region;
a plurality of first through electrodes formed in the peripheral region; and
a plurality of second through electrodes formed in the first and second regions along a direction parallel to a minor axis of the semiconductor chip body.
2. The semiconductor chip according to claim 1 , wherein the second through electrodes are formed adjacent to edges of the semiconductor chip body outside the memory banks in the first and second regions.
3. The semiconductor chip according to claim 1 , wherein the second through electrodes are formed between the memory banks in the first and second regions.
4. The semiconductor chip according to claim 1 , wherein the peripheral region is formed to extend in a direction parallel to a major axis of the semiconductor chip body.
5. The semiconductor chip according to claim 1 , wherein the peripheral region is formed to extend in a direction parallel to a major axis of the semiconductor chip body, and the first through electrodes are formed in the peripheral region along the direction parallel to the major axis of the semiconductor chip body.
6. The semiconductor chip according to claim 1 , further comprising:
bonding pads formed in the peripheral region.
7. A stacked semiconductor package comprising:
a plurality of semiconductor chips including a peripheral region, a first region and a second region, and having a plurality of memory banks formed in each of the first region and the second region, a plurality of first through electrodes formed in the peripheral region, and a plurality of second through electrodes formed in the first and second regions along a direction parallel to a minor axis of the semiconductor chip body, wherein the plurality of semiconductor chips are vertically stacked and electrically connected by the first through electrodes and the second through is electrodes thereof; and
an underfill member filled between the stacked semiconductor chips.
8. The stacked semiconductor chip according to claim 7 , wherein the second through electrodes of each semiconductor chip are formed adjacent to edges of the semiconductor chip body outside the memory banks in the first and second regions.
9. The stacked semiconductor chip according to claim 7 , wherein the second through electrodes of each semiconductor chip are formed between the memory banks in the first and second regions.
10. The stacked semiconductor chip according to claim 7 , wherein the peripheral region of each semiconductor chip is formed to extend in a direction parallel to a major axis of the semiconductor chip body.
11. The stacked semiconductor chip according to claim 7 , wherein the peripheral region of each semiconductor chip is formed to extend in a direction parallel to a major axis of the semiconductor chip body, and the first through electrodes are formed in the peripheral region along the direction parallel to the major axis of the semiconductor chip body.
12. The stacked semiconductor chip according to claim 7 , wherein each semiconductor chip further includes bonding pads which are formed in the peripheral region.
13. A method for manufacturing a stacked semiconductor package, comprising the steps of:
preparing a plurality of semiconductor chips including a peripheral region, a first region and a second region, and having a plurality of memory banks formed in each of the first region and the second region, a plurality of first through electrodes formed in the peripheral region, and a plurality of second through electrodes formed in the first and second regions along a direction parallel to a minor axis of the semiconductor chip body;
vertically stacking and electrically connecting the plurality of semiconductor chips; and
dispensing an underfill member on side surfaces of the stacked semiconductor chips which are parallel to a major axis of the semiconductor chip body, and forming the underfill member between the stacked semiconductor chips.
14. The method according to claim 13 , wherein the step of forming the underfill member between the stacked semiconductor chips comprises the steps of:
dispensing the underfill member while moving a dispenser on the sides surfaces of the stacked semiconductor chips which are parallel to the major axis of the semiconductor chip body, and filling the underfill member between the stacked semiconductor chips; and
hardening the underfill member.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020100110241A KR20120048843A (en) | 2010-11-08 | 2010-11-08 | Semiconductor chip, stacked semiconductor package havng the semiconductor chip and method for fabricating the stacked semiconductor package |
KR10-2010-0110241 | 2010-11-08 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120112360A1 true US20120112360A1 (en) | 2012-05-10 |
Family
ID=46018840
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/243,638 Abandoned US20120112360A1 (en) | 2010-11-08 | 2011-09-23 | Semiconductor chip, stacked semiconductor package having the same, and method for manufacturing stacked semiconductor package |
Country Status (2)
Country | Link |
---|---|
US (1) | US20120112360A1 (en) |
KR (1) | KR20120048843A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130200513A1 (en) * | 2012-02-02 | 2013-08-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | No-flow underfill for package with interposer frame |
US11923351B2 (en) | 2020-10-23 | 2024-03-05 | Samsung Electronics Co., Ltd. | Stacked-chip packages having through vias |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8116100B2 (en) * | 2008-07-10 | 2012-02-14 | Hitachi, Ltd. | Semiconductor device |
US20130061004A1 (en) * | 2008-07-02 | 2013-03-07 | Kanji Otsuka | Memory/logic conjugate system |
US8552563B2 (en) * | 2009-04-07 | 2013-10-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three-dimensional semiconductor architecture |
-
2010
- 2010-11-08 KR KR1020100110241A patent/KR20120048843A/en not_active Application Discontinuation
-
2011
- 2011-09-23 US US13/243,638 patent/US20120112360A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130061004A1 (en) * | 2008-07-02 | 2013-03-07 | Kanji Otsuka | Memory/logic conjugate system |
US8116100B2 (en) * | 2008-07-10 | 2012-02-14 | Hitachi, Ltd. | Semiconductor device |
US8552563B2 (en) * | 2009-04-07 | 2013-10-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three-dimensional semiconductor architecture |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130200513A1 (en) * | 2012-02-02 | 2013-08-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | No-flow underfill for package with interposer frame |
US8946072B2 (en) * | 2012-02-02 | 2015-02-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | No-flow underfill for package with interposer frame |
US20150123272A1 (en) * | 2012-02-02 | 2015-05-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | No-flow underfill for package with interposer frame |
US9831207B2 (en) * | 2012-02-02 | 2017-11-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | No-flow underfill for package with interposer frame |
US11923351B2 (en) | 2020-10-23 | 2024-03-05 | Samsung Electronics Co., Ltd. | Stacked-chip packages having through vias |
Also Published As
Publication number | Publication date |
---|---|
KR20120048843A (en) | 2012-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7589410B2 (en) | Molded reconfigured wafer, stack package using the same, and method for manufacturing the stack package | |
US9418964B2 (en) | Chip package structure | |
US8026586B2 (en) | Semiconductor package | |
US7215033B2 (en) | Wafer level stack structure for system-in-package and method thereof | |
US8455301B2 (en) | Method of fabricating stacked chips in a semiconductor package | |
US8310033B2 (en) | Semiconductor integrated circuit having a multi-chip structure | |
CN100583431C (en) | Manufacture method of stacking chip encapsulation structure | |
US8487431B2 (en) | Semiconductor integrated circuit having a multi-chip structure | |
JP6892360B2 (en) | Semiconductor device | |
US8154135B2 (en) | Stacked semiconductor package | |
US9947644B2 (en) | Semiconductor package | |
US9418876B2 (en) | Method of three dimensional integrated circuit assembly | |
KR20180112394A (en) | Method of fabricating semiconductor package and semiconductor package by the same | |
KR101247342B1 (en) | Manufacturing method of package on package(pop) | |
US8384215B2 (en) | Wafer level molding structure | |
KR100800149B1 (en) | Stack package | |
US20120286398A1 (en) | Semiconductor chip module and planar stack package having the same | |
US20120112360A1 (en) | Semiconductor chip, stacked semiconductor package having the same, and method for manufacturing stacked semiconductor package | |
US8304879B2 (en) | Spiral staircase shaped stacked semiconductor package and method for manufacturing the same | |
US20100213596A1 (en) | Stack package | |
KR20120005340A (en) | Semiconductor chip and stack chip semiconductor package | |
US8829665B2 (en) | Semiconductor chip and stack package having the same | |
US8390128B2 (en) | Semiconductor package and stack semiconductor package having the same | |
US11177241B2 (en) | Semiconductor device with top die positioned to reduce die cracking | |
KR100900238B1 (en) | Multi chip package and method of fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SON, HO YOUNG;REEL/FRAME:026963/0799 Effective date: 20110922 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |