US20120086120A1 - Stacked semiconductor package having conductive vias and method for making the same - Google Patents

Stacked semiconductor package having conductive vias and method for making the same Download PDF

Info

Publication number
US20120086120A1
US20120086120A1 US13/253,816 US201113253816A US2012086120A1 US 20120086120 A1 US20120086120 A1 US 20120086120A1 US 201113253816 A US201113253816 A US 201113253816A US 2012086120 A1 US2012086120 A1 US 2012086120A1
Authority
US
United States
Prior art keywords
die
protective layer
bumps
semiconductor package
conductive vias
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/253,816
Inventor
Jen-Chuan Chen
Hui-Shan Chang
You-Cheng Lai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Semiconductor Engineering Inc
Original Assignee
Advanced Semiconductor Engineering Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Engineering Inc filed Critical Advanced Semiconductor Engineering Inc
Assigned to ADVANCED SEMICONDUCTOR ENGINEERING, INC. reassignment ADVANCED SEMICONDUCTOR ENGINEERING, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHANG, HUI-SHAN, CHEN, JEN-CHUAN, LAI, You-cheng
Publication of US20120086120A1 publication Critical patent/US20120086120A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68368—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05005—Structure
    • H01L2224/05009—Bonding area integrally formed with a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05569—Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/11001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/11009—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for protecting parts during manufacture
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731—Location prior to the connecting process
    • H01L2224/73101—Location prior to the connecting process on the same surface
    • H01L2224/73103—Bump and layer connectors
    • H01L2224/73104—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525—Means for applying energy, e.g. heating means
    • H01L2224/753—Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/75301—Bonding head
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7565—Means for transporting the components to be connected
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
    • H01L2224/81002—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus being a removable or sacrificial coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
    • H01L2224/81005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81007—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a permanent auxiliary member being left in the finished device, e.g. aids for holding or protecting the bump connector during or after the bonding process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
    • H01L2224/83002—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus being a removable or sacrificial coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
    • H01L2224/83005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83007—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a permanent auxiliary member being left in the finished device, e.g. aids for holding or protecting the layer connector during or after the bonding process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H01L2225/06544—Design considerations for via connections, e.g. geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06548—Conductive via connections through the substrate, container, or encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/75—Apparatus for connecting with bump connectors or layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present invention relates to semiconductor packaging, and more particularly, to handling of stacked semiconductor packages during manufacture.
  • a 3-D semiconductor package may be formed by stacking two dice on a substrate, wherein the bottom die disposed below the top die has a plurality of through silicon via (TSV) structures that protrude from a surface of the bottom die, and another surface of the bottom die has a plurality of bump structures (“bumps”).
  • TSV through silicon via
  • bump structures bump structures
  • the bonding head performs a heat pressing process under high temperature, during which solder may be softened and adhere to the bonding head.
  • the semiconductor device includes a die having a first surface and a second surface, the die including a plurality of conductive vias formed therein, wherein each of the surfaces has a set of conductive elements, the set of conductive elements of the first surface including protruding ends of the conductive vias and the set of conductive elements of the second surface including a plurality of bumps, each of the bumps electrically connected to one of the conductive vias; and a protective layer covering one of the sets of conductive elements.
  • the protective layer can be a non-conductive film, made of a B-stage material. The non-conductive film is hard at room temperature, becomes soft at B-stage temperature, and is cured at higher temperatures. The protective layer protects the delicate conductive elements (i.e., the bumps or the conductive via tips) when the die is picked up by a bonding head as well as increases the total thickness and the flatness of the structure making it easier to pick up without causing damage.
  • a semiconductor package that includes a substrate; a first die, bonded to the substrate, having a first surface and a second surface, the first die including a plurality of first conductive vias formed therein and protruding from the first surface, and a plurality of first bumps disposed adjacent to the second surface, each of the conductive vias electrically connected to one of the first bumps; a first protective layer disposed adjacent to the second surface, the first bumps protruding from the first protective layer; a second protective layer, disposed between an upper surface of the substrate and the first protective layer; and a second die, coupled to the first die.
  • the second die includes a third surface and a fourth surface, a plurality of second bumps disposed adjacent to the third surface, the second bumps being electrically connected to the first conductive vias.
  • the semiconductor package can include a third protective layer, disposed between the first surface of the first die and the third surface of the second die.
  • a semiconductor package that includes a substrate; a first die, bonded to the substrate, having a first surface and a second surface, the first die including a plurality of first conductive vias formed therein and protruding from the first surface, and a plurality of first bumps disposed adjacent to the second surface, each of the conductive vias electrically connected to one of the first bumps; a first protective layer disposed adjacent to the first surface, the first conductive vias protruding from the first protective layer; a second protective layer, disposed between an upper surface of the substrate and the second surface; and a second die, coupled to the first die.
  • the second die includes a third surface and a fourth surface, a plurality of second bumps disposed adjacent to the third surface, the second bumps being electrically connected to the first conductive vias.
  • the semiconductor package can include a third protective layer, disposed between the first surface of the first die and the third surface of the second die.
  • FIG. 1 is a cross-sectional view illustrating a stacked semiconductor package according to an embodiment of the present invention
  • FIGS. 2 to 13 are cross-sectional views illustrating a method for making a stacked semiconductor package according to an embodiment of the present invention
  • FIG. 14 is a cross-sectional view illustrating a stacked semiconductor package according to another embodiment of the present invention.
  • FIG. 15 is a cross-sectional view of a stacked semiconductor package according to another embodiment of the present invention.
  • FIG. 16 is a cross-sectional view illustrating a stacked semiconductor package according to another embodiment of the present invention.
  • FIG. 17 is a cross-sectional view illustrating a stacked semiconductor package according to another embodiment of the present invention.
  • FIG. 18 is a cross-sectional view illustrating a stacked semiconductor package according to another embodiment of the present invention.
  • FIGS. 19 to 24 are cross-sectional views illustrating a method for making a stacked semiconductor package according to another embodiment of the present invention.
  • the stacked semiconductor package 1 comprises a package substrate 4 , a first die 11 , a first protective layer 19 , a second protective layer 42 , a second die 25 , and a third protective layer 32 .
  • the package substrate 4 has an upper surface 41 .
  • the first die 11 is bonded to the package substrate 4 at the upper surface 41 .
  • the package substrate 4 provides an electrical connection between a stacked die structure 5 and other components (not shown).
  • the first die 11 comprises a first die body 20 , a plurality of first conductive vias 12 , and a plurality of first bumps 13 .
  • the first die body 20 is a functional die and is made of a semiconductor material, such as silicon, germanium, etc.
  • the first die body 20 can be an interposer.
  • Each of the first conductive vias 12 comprise a conductive filler 122 and an insulation layer 123 ;
  • the conductive filler 122 is made of conductive material, such as, copper, aluminum, silver, gold, etc.
  • the insulation layer 123 is made of a dielectric inorganic material, such as silicon dioxide or a non-conductive polymer such as polyimide, epoxy or benzocyclobutene.
  • the first die body 20 has a first surface 201 and a second surface 202 .
  • the first conductive vias 12 penetrate the first die body 20 , and protruded ends 121 of the first conductive vias 12 protrude from the first surface 201 .
  • the first bumps 13 are disposed adjacent to the second surface 202 and electrically connected to the first conductive vias 12 , and the first bumps 13 are electrically connected to the upper surface 41 of the package substrate 4 .
  • the first bumps 13 are stacked structures of copper pillars and solder.
  • the first die 11 is a processor die, and further comprises a passivation layer 14 , a redistribution layer 15 , a surface finish layer 16 and a plurality of first pads 17 .
  • the passivation layer 14 is disposed on the first surface 201 , and the material of the passivation layer 14 is polymer material, such as, benzocyclobutene, polyimide, or epoxy; or, alternatively, a dielectric inorganic passivation layer, such as, for example, silicon dioxide.
  • the redistribution layer 15 is disposed on the second surface 202 .
  • the first pads 17 are disposed on the redistribution layer 15 , and the first bumps 13 are disposed on the first pads 17 .
  • the surface finish layer 16 is disposed on the protruded ends 121 of the first conductive vias 12 .
  • the first protective layer 19 is disposed adjacent to the second surface 202 , and the first bumps 13 protrude from the first protective layer 19 .
  • the second protective layer 42 is disposed between the upper surface 41 of the package substrate 4 and the first protective layer 19 , so as to protect the first bumps 13 .
  • the first protective layer 19 and the second protective layer 42 are non-conductive films.
  • the first protective layer 19 is a non-conductive film, such as benzocyclobutene, polyimide or epoxy, and the second protective layer 42 is an underfill.
  • the second die 25 is bonded to the first die 11 to form the stacked die structure 5 .
  • the second die 25 comprises a second die body 26 and a plurality of second bumps 23 .
  • the second die body 26 has a third surface 261 and a fourth surface 262 , the second bumps 23 are disposed adjacent to the third surface 261 , and the second bumps 23 are electrically connected to the first conductive vias 12 .
  • the second die 25 includes memory circuitry, and the second bumps 23 are made of solder. Moreover, the second die body 26 further comprises second pads 22 disposed adjacent to the third surface 261 , and the second bumps 23 are disposed on the second pads 22 .
  • the third protective layer 32 is disposed between the first surface 201 of the first die 11 and the third surface 261 of the second die 25 , so as to protect the second bumps 23 .
  • the third protective layer 32 is a non-conductive film or an underfill.
  • a first semiconductor substrate 10 is provided.
  • the first semiconductor substrate 10 has a first surface 101 , a second surface 102 , and a plurality of cylinders 103 .
  • the first semiconductor substrate 10 is a silicon substrate, and the plurality of cylinders 103 are blind holes and open at the second surface 102 .
  • the first semiconductor substrate 10 is functional and may further comprise active functions (not shown) on the second surface 102 .
  • the insulation layer 123 e.g., an inorganic material, such as silicon dioxide or a non-conductive polymer such as polyimide, epoxy or benzocyclobutene
  • the insulation layer 123 is disposed on the side wall of the plurality of cylinders 103 , leaving a central portion of each of the plurality of cylinders 103 unfilled.
  • the unfilled portions of the plurality of cylinders are filled such as by plating the conductive fillers 122 with copper, aluminum, silver or gold, forming a plurality of first conductive vias 12 .
  • the redistribution layer 15 and a plurality of the first pads 17 are formed to electrically connect the conductive fillers 122 .
  • the redistribution layer 15 is disposed on the second surface 102 of the first semiconductor substrate 10 .
  • the first pads 17 are disposed on the redistribution layer 15
  • the first bumps 13 are disposed on the first pads 17 .
  • the first bumps 13 are stacked structures of copper pillars and solder. In another embodiment, the first bumps 13 may simply be copper pillars or solder. Then, the first semiconductor substrate 10 is turned downside up (“flipped”).
  • the first semiconductor substrate 10 is thinned by removing part of the first surface 101 by means of grinding and/or etching, so that the cylinders 103 become a plurality of through holes 104 , the conductive fillers 122 penetrate the first semiconductor substrate 10 with the protruded ends 121 of the first conductive vias 12 protruding from the first surface 101 .
  • the first conductive vias 12 are electrically connected to the active functions (not shown) on the first surface 101 .
  • the passivation layer 14 is disposed on the first surface 101 , and the material of the passivation layer 14 is a polymer material, such as benzocyclobutene, polyimide, or epoxy; alternatively, a dielectric inorganic passivation layer, such as, silicon dioxide, may be used.
  • the protruded ends 121 of the first conductive vias 12 protrude through the passivation layer 14 and the surface finish layer 16 is disposed on the protruded ends 121 of the first conductive vias 12 .
  • a tape 18 is applied to cover and protect the protruded ends 121 of the first conductive vias 12 .
  • the tape 18 is a dicing tape; however, in other embodiments, the tape 18 can be any other polymer tape.
  • the first protective layer 19 is formed and cured on the first bumps 13 , so as to cover and protect the first bumps 13 .
  • the first protective layer 19 is a non-conductive film, which is a B-stage material, such as epoxy resin.
  • the non-conductive film is hard at low temperatures, becomes soft at its B-stage temperature, and is cured at temperatures above its B-stage temperature.
  • the first protective layer 19 while in sheet form, is attached to the second surface 102 of the first semiconductor substrate 10 , and then, the first protective layer 19 is heated to the B-stage temperature, so that the first protective layer 19 is softened and flows so as to substantially completely cover the first bumps 13 . Then the first protective layer 19 is additionally heated until it is cured.
  • the first protective layer 19 increases the total thickness and the flatness of the structure, which greatly facilitates the subsequent pick-up process.
  • the total thickness of the structure increases 3 ⁇ 5 ⁇ m by using the first protective layer 19 .
  • the first semiconductor substrate 10 and the first protective layer 19 are cut, so as to form a plurality of first dice 11 .
  • Each of the first die 11 comprises the first die body 20 , the first conductive vias 12 and the first bumps 13 .
  • the first die body 20 has a first surface 201 and a second surface 202 .
  • the first die 11 is a functional die, e.g., the first die 11 includes processor circuitry.
  • the first protective layer 19 and the first die 11 (formed after cutting) are still attached to the tape 18 .
  • a second wafer 2 and a carrier 3 are provided.
  • the second wafer 2 comprises a second semiconductor substrate 21 and the plurality of the second bumps 23 .
  • the second semiconductor substrate 21 has a third surface 211 and a fourth surface 212 .
  • the second bumps 23 are disposed adjacent to the third surface 211 , and the fourth surface 212 is attached to the carrier 3 .
  • the second wafer 2 is a memory wafer, and preferably the second bumps 23 are solder bumps.
  • the second semiconductor substrate 21 further has a plurality of the second pads 22 disposed adjacent to the third surface 211 , and the second bumps 23 are disposed on the second pads 22 .
  • the fourth surface 212 is attached to the carrier 3 by an adhesive layer 31 .
  • the third protective layer 32 is formed on the second bumps 23 , so as to cover the second bumps 23 .
  • the third protective layer 32 is a non-conductive film or an underfill.
  • the first die 11 is picked up by a bonding head 24 .
  • the first bumps 13 are protected by the first protective layer 19 and will not contact the bonding head 24 directly.
  • the first die 11 is then attached to the second die 2 .
  • the first conductive vias 12 contact and are electrically connected to the second bumps 23 .
  • the bonding head 24 is removed, and part of the first protective layer 19 is removed so as to expose the first bumps 13 .
  • part of the first protective layer 19 is removed such as by ashing or etching, so that the first protective layer 19 becomes thinner and exposes the first bumps 13 .
  • the carrier 3 and the adhesive layer 31 are removed.
  • the second wafer 2 is cut, so as to form a plurality of second dice 25 .
  • Each of the plurality of second die 25 comprises the second die body 26 and the second bumps 23 .
  • the second die body 26 has the third surface 261 and the fourth surface 262 , and the second bumps 23 are disposed adjacent to the third surface 261 .
  • the stacked structure of the first die 11 and one of the second dice 25 shows the stacked die structure 5 .
  • the package substrate 4 provides an electrical connection between the stacked die structure 5 and other components (not shown).
  • the package substrate 4 has the upper surface 41 .
  • the second protective layer 42 is formed on the upper surface 41 of the package substrate 4 .
  • the second protective layer 42 is a non-conductive film or an underfill.
  • the stacked die structure 5 of FIG. 12 is then bonded to the upper surface 41 of the package substrate 4 , wherein the first bumps 13 are electrically connected to the upper surface 41 of the package substrate 4 . Then, the package substrate 4 is cut so as to form the plurality of stacked semiconductor packages 1 .
  • the stacked die structure 5 may be bonded to the upper surface 41 of the package substrate 4 first, and then, the second protective layer 42 is further formed between the package substrate 4 and the first die 11 .
  • a molding compound 51 may be formed on the upper surface 41 of the package substrate 4 first, so as to encapsulate the first die 11 and the second die 25 , and then, the package substrate 4 is further cut so as to form a plurality of stacked semiconductor packages.
  • FIG. 15 a cross-sectional view of a stacked semiconductor package 6 according to another embodiment of the present invention is illustrated.
  • the stacked semiconductor package 6 is similar to the stacked semiconductor package 1 of FIG. 1 , and the same elements are designated by the same reference numbers.
  • the difference between the stacked semiconductor package 6 and the stacked semiconductor package 1 is that additional dice are stacked together.
  • These stacked second dice 25 are electrically connected to each other by the plurality of second conductive vias 263 , the second bumps 23 and the second pads 22 .
  • the stacked semiconductor package 6 further comprises a plurality of solder balls 61 disposed on a bottom surface of the package substrate 4 .
  • the stacked semiconductor package 6 further comprises a molding compound 62 disposed on the upper surface 41 of the package substrate 4 , so as to encapsulate the first die 11 and the stacked second dice 25 .
  • FIG. 17 a cross-sectional view of a stacked semiconductor package according to another embodiment of the present invention is illustrated.
  • the stacked semiconductor package 7 is similar to the stacked semiconductor package 1 of FIG. 1 , and the same elements are designated by the same reference numbers.
  • the difference between the stacked semiconductor package 7 and the stacked semiconductor package 1 is the position of the first protective layer 19 .
  • the bonding head 24 picks up the first die 11 through the first surface 201 and the first protective layer 19 is used to protect the first conductive vias 12 .
  • the first protective layer 19 is disposed adjacent to the first surface 201 of the first die body 20 , and the first conductive vias 12 protrude from the first protective layer 19 .
  • the third protective layer 32 is disposed between the first protective layer 19 and the third surface 261 of the second die 26 , so as to protect the second bumps 23 .
  • the second protective layer 42 is disposed between the upper surface 41 of the package substrate 4 and the second surface 202 of the first die body 20 , so as to protect the first bumps 13 .
  • the first protective layer 19 can protect the first bumps 13 (semiconductor package 1 of FIG. 1 ) or the first conductive vias 12 (see semiconductor package 7 of FIG. 17 ), and the first protective layer 19 can increase the flatness, which facilitates the process of picking up the first die 11 .
  • the stacked semiconductor package 7 further comprises a molding compound 71 disposed on the upper surface 41 of the package substrate 4 , so as to encapsulate the first die 11 and the second die 25 .
  • FIGS. 19 to 24 cross-sectional views of a method for making a stacked semiconductor package according to another embodiment of the present invention are illustrated.
  • the method for making a stacked semiconductor package according to this embodiment is substantially the same as the method described above, and the same elements are designated by the same reference numbers.
  • the formation of the first conductive vias 12 in this embodiment is the same as that of the embodiment of FIGS. 2-5 , and is not described redundantly.
  • the tape 18 is applied to cover and protect the first bumps 13 after the protrusion of the first conductive vias 12 ( FIG. 5 ).
  • the first protective layer 19 is formed and cured on the protruded ends 121 of the first conductive vias 12 , so as to cover the first conductive vias 12 .
  • the first protective layer 19 is a non-conductive film.
  • the first semiconductor substrate 10 is cut, so as to form a plurality of first dice 11 .
  • Each of the first die 11 comprises the first die body 20 , the first conductive vias 12 and the first bumps 13 .
  • the first die body 20 has a first surface 201 and a second surface 202 .
  • the first protective layer 19 is cut together, and the first die 11 formed after cutting and the first protective layer 19 are still attached to the tape 18 .
  • a package substrate 4 having the upper surface 41 is provided.
  • the second protective layer 42 is formed on the upper surface 41 of the package substrate 4 .
  • the second protective layer 42 is a non-conductive film or an underfill. Then, the bonding head 24 picks up the first die 11 through the first protective layer 19 , separates the first die 11 from the tape 18 , and bonds the first die 11 to the package substrate 4 , wherein the first bump 13 contacts and is electrically connected to the upper surface 41 of the package substrate 4 .
  • the first die 11 may be bonded to the upper surface 41 of the package substrate 4 first, and then, the second protective layer 42 is formed between the package substrate 4 and the first die 11 .
  • the bonding head 24 is removed, and part of the first protective layer 19 is removed, so that the first protective layer 19 becomes thinner and exposes the protruded end 121 of the first conductive vias 12 .
  • the second die 25 and the third protective layer 32 are provided.
  • the second die 25 comprises the second die body 26 and the plurality of the second bumps 23 .
  • the second die body 26 has the third surface 261 and the fourth surface 262 .
  • the second bumps 23 are disposed adjacent to the third surface 261 .
  • the third protective layer 32 is disposed on the second bumps 23 , so as to cover the second bumps 23 .
  • the second bumps 23 are solder bumps.
  • the second die body 26 further has the plurality of the second pads 22 disposed adjacent to the third surface 261 , and the second bumps 23 are disposed on the second pads 22 .
  • the third protective layer 32 is disposed on the second bumps 23 , so as to cover the second bumps 23 .
  • the third protective layer 32 is a non-conductive film or an underfill.
  • the third protective layer 32 may cover the first protective layer 19 of the first die 11 first.
  • the second die 25 is further bonded to the first die 11 , wherein the second bumps 23 contact and are electrically connected to the first conductive vias 12 .
  • a plurality of stacked semiconductor packages 7 is formed.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Dicing (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

The present invention relates to a stacked semiconductor package and a method for making the same. The method includes the steps of: forming and curing a first protective layer to cover a plurality of first bumps of a first wafer; cutting the first wafer to form a plurality of first dice; forming a third protective layer to cover a plurality of second bumps of a second wafer; picking up the first dice through the first protective layer, and bonding the first dice to the second wafer; removing part of the first protective layer; cutting the second wafer to form a plurality of second dice; and bonding the first dice and the second dice to a substrate. Whereby, the first protective layer can protect the first bumps, and the first protective layer can increase the total thickness and the flatness.

Description

    RELATED APPLICATION
  • This application claims the benefit of Taiwan Application Ser. No. 099134142, filed Oct. 7, 2010, the subject matter of which is incorporated herein by reference.
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to semiconductor packaging, and more particularly, to handling of stacked semiconductor packages during manufacture.
  • 2. Description of the Related Art
  • A 3-D semiconductor package may be formed by stacking two dice on a substrate, wherein the bottom die disposed below the top die has a plurality of through silicon via (TSV) structures that protrude from a surface of the bottom die, and another surface of the bottom die has a plurality of bump structures (“bumps”). The conventional method for making such a semiconductor package has the following problems.
  • First, during the manufacture process, when a bonding head picks up the bottom die, the TSVs or the bumps can be damaged. Moreover, the upper die and the bottom die are extremely thin; therefore, it is quite challenging to pick up the thin dice and conduct a flip chip stacking process without causing damage. Further, the bonding head performs a heat pressing process under high temperature, during which solder may be softened and adhere to the bonding head.
    • SUMMARY OF THE INVENTION
  • One aspect of the disclosure relates to a semiconductor device. In one embodiment, the semiconductor device includes a die having a first surface and a second surface, the die including a plurality of conductive vias formed therein, wherein each of the surfaces has a set of conductive elements, the set of conductive elements of the first surface including protruding ends of the conductive vias and the set of conductive elements of the second surface including a plurality of bumps, each of the bumps electrically connected to one of the conductive vias; and a protective layer covering one of the sets of conductive elements. In this embodiment, the protective layer can be a non-conductive film, made of a B-stage material. The non-conductive film is hard at room temperature, becomes soft at B-stage temperature, and is cured at higher temperatures. The protective layer protects the delicate conductive elements (i.e., the bumps or the conductive via tips) when the die is picked up by a bonding head as well as increases the total thickness and the flatness of the structure making it easier to pick up without causing damage.
  • Another aspect of the disclosure relates to a semiconductor package that includes a substrate; a first die, bonded to the substrate, having a first surface and a second surface, the first die including a plurality of first conductive vias formed therein and protruding from the first surface, and a plurality of first bumps disposed adjacent to the second surface, each of the conductive vias electrically connected to one of the first bumps; a first protective layer disposed adjacent to the second surface, the first bumps protruding from the first protective layer; a second protective layer, disposed between an upper surface of the substrate and the first protective layer; and a second die, coupled to the first die. The second die includes a third surface and a fourth surface, a plurality of second bumps disposed adjacent to the third surface, the second bumps being electrically connected to the first conductive vias. The semiconductor package can include a third protective layer, disposed between the first surface of the first die and the third surface of the second die.
  • Another aspect of the disclosure relates to a semiconductor package that includes a substrate; a first die, bonded to the substrate, having a first surface and a second surface, the first die including a plurality of first conductive vias formed therein and protruding from the first surface, and a plurality of first bumps disposed adjacent to the second surface, each of the conductive vias electrically connected to one of the first bumps; a first protective layer disposed adjacent to the first surface, the first conductive vias protruding from the first protective layer; a second protective layer, disposed between an upper surface of the substrate and the second surface; and a second die, coupled to the first die. The second die includes a third surface and a fourth surface, a plurality of second bumps disposed adjacent to the third surface, the second bumps being electrically connected to the first conductive vias. The semiconductor package can include a third protective layer, disposed between the first surface of the first die and the third surface of the second die.
  • Other aspects and embodiments of the invention are also contemplated. The foregoing summary and the following detailed description are not meant to restrict the invention to any particular embodiment but are merely meant to describe some embodiments of the invention.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross-sectional view illustrating a stacked semiconductor package according to an embodiment of the present invention;
  • FIGS. 2 to 13 are cross-sectional views illustrating a method for making a stacked semiconductor package according to an embodiment of the present invention;
  • FIG. 14 is a cross-sectional view illustrating a stacked semiconductor package according to another embodiment of the present invention;
  • FIG. 15 is a cross-sectional view of a stacked semiconductor package according to another embodiment of the present invention;
  • FIG. 16 is a cross-sectional view illustrating a stacked semiconductor package according to another embodiment of the present invention;
  • FIG. 17 is a cross-sectional view illustrating a stacked semiconductor package according to another embodiment of the present invention;
  • FIG. 18 is a cross-sectional view illustrating a stacked semiconductor package according to another embodiment of the present invention; and
  • FIGS. 19 to 24 are cross-sectional views illustrating a method for making a stacked semiconductor package according to another embodiment of the present invention.
    •
  • Common reference numerals are used throughout the drawings and the detailed description to indicate the same elements. The present invention will be more apparent from the following detailed description taken in conjunction with the accompanying drawings.
    • DETAILED DESCRIPTION OF THE INVENTION
  • Referring to FIG. 1, a cross-sectional view of a semiconductor package 1 according to an embodiment of the present invention is illustrated. The stacked semiconductor package 1 comprises a package substrate 4, a first die 11, a first protective layer 19, a second protective layer 42, a second die 25, and a third protective layer 32.
  • The package substrate 4 has an upper surface 41. The first die 11 is bonded to the package substrate 4 at the upper surface 41. In this embodiment, the package substrate 4 provides an electrical connection between a stacked die structure 5 and other components (not shown). The first die 11 comprises a first die body 20, a plurality of first conductive vias 12, and a plurality of first bumps 13. In this embodiment, the first die body 20 is a functional die and is made of a semiconductor material, such as silicon, germanium, etc. However, in other embodiments, the first die body 20 can be an interposer. Each of the first conductive vias 12 comprise a conductive filler 122 and an insulation layer 123; the conductive filler 122 is made of conductive material, such as, copper, aluminum, silver, gold, etc. The insulation layer 123 is made of a dielectric inorganic material, such as silicon dioxide or a non-conductive polymer such as polyimide, epoxy or benzocyclobutene. The first die body 20 has a first surface 201 and a second surface 202. The first conductive vias 12 penetrate the first die body 20, and protruded ends 121 of the first conductive vias 12 protrude from the first surface 201. The first bumps 13 are disposed adjacent to the second surface 202 and electrically connected to the first conductive vias 12, and the first bumps 13 are electrically connected to the upper surface 41 of the package substrate 4. In this embodiment, the first bumps 13 are stacked structures of copper pillars and solder.
  • Preferably, the first die 11 is a processor die, and further comprises a passivation layer 14, a redistribution layer 15, a surface finish layer 16 and a plurality of first pads 17. The passivation layer 14 is disposed on the first surface 201, and the material of the passivation layer 14 is polymer material, such as, benzocyclobutene, polyimide, or epoxy; or, alternatively, a dielectric inorganic passivation layer, such as, for example, silicon dioxide. The redistribution layer 15 is disposed on the second surface 202. The first pads 17 are disposed on the redistribution layer 15, and the first bumps 13 are disposed on the first pads 17. The surface finish layer 16 is disposed on the protruded ends 121 of the first conductive vias 12.
  • The first protective layer 19 is disposed adjacent to the second surface 202, and the first bumps 13 protrude from the first protective layer 19. The second protective layer 42 is disposed between the upper surface 41 of the package substrate 4 and the first protective layer 19, so as to protect the first bumps 13. In this embodiment, the first protective layer 19 and the second protective layer 42 are non-conductive films. In another embodiment, the first protective layer 19 is a non-conductive film, such as benzocyclobutene, polyimide or epoxy, and the second protective layer 42 is an underfill.
  • The second die 25 is bonded to the first die 11 to form the stacked die structure 5. The second die 25 comprises a second die body 26 and a plurality of second bumps 23. The second die body 26 has a third surface 261 and a fourth surface 262, the second bumps 23 are disposed adjacent to the third surface 261, and the second bumps 23 are electrically connected to the first conductive vias 12.
  • In this embodiment, the second die 25 includes memory circuitry, and the second bumps 23 are made of solder. Moreover, the second die body 26 further comprises second pads 22 disposed adjacent to the third surface 261, and the second bumps 23 are disposed on the second pads 22.
  • The third protective layer 32 is disposed between the first surface 201 of the first die 11 and the third surface 261 of the second die 25, so as to protect the second bumps 23. In this embodiment, the third protective layer 32 is a non-conductive film or an underfill.
  • Referring to FIGS. 2 to 13, cross-sectional views of a method for making a stacked semiconductor package according to an embodiment of the present invention are illustrated. Referring to FIG. 2, a first semiconductor substrate 10 is provided. The first semiconductor substrate 10 has a first surface 101, a second surface 102, and a plurality of cylinders 103. In this embodiment, the first semiconductor substrate 10 is a silicon substrate, and the plurality of cylinders 103 are blind holes and open at the second surface 102. In this embodiment, the first semiconductor substrate 10 is functional and may further comprise active functions (not shown) on the second surface 102.
  • Referring to FIG. 3, the insulation layer 123 (e.g., an inorganic material, such as silicon dioxide or a non-conductive polymer such as polyimide, epoxy or benzocyclobutene) is disposed on the side wall of the plurality of cylinders 103, leaving a central portion of each of the plurality of cylinders 103 unfilled. Then, the unfilled portions of the plurality of cylinders are filled such as by plating the conductive fillers 122 with copper, aluminum, silver or gold, forming a plurality of first conductive vias 12. The redistribution layer 15 and a plurality of the first pads 17 are formed to electrically connect the conductive fillers 122. The redistribution layer 15 is disposed on the second surface 102 of the first semiconductor substrate 10. The first pads 17 are disposed on the redistribution layer 15, and the first bumps 13 are disposed on the first pads 17. In this embodiment, the first bumps 13 are stacked structures of copper pillars and solder. In another embodiment, the first bumps 13 may simply be copper pillars or solder. Then, the first semiconductor substrate 10 is turned downside up (“flipped”).
  • Referring to FIG. 4, the first semiconductor substrate 10 is thinned by removing part of the first surface 101 by means of grinding and/or etching, so that the cylinders 103 become a plurality of through holes 104, the conductive fillers 122 penetrate the first semiconductor substrate 10 with the protruded ends 121 of the first conductive vias 12 protruding from the first surface 101. In this embodiment, the first conductive vias 12 are electrically connected to the active functions (not shown) on the first surface 101.
  • Referring to FIG. 5, the passivation layer 14 is disposed on the first surface 101, and the material of the passivation layer 14 is a polymer material, such as benzocyclobutene, polyimide, or epoxy; alternatively, a dielectric inorganic passivation layer, such as, silicon dioxide, may be used. In this embodiment, the protruded ends 121 of the first conductive vias 12 protrude through the passivation layer 14 and the surface finish layer 16 is disposed on the protruded ends 121 of the first conductive vias 12.
  • Referring to FIG. 6, a tape 18 is applied to cover and protect the protruded ends 121 of the first conductive vias 12. In this embodiment, the tape 18 is a dicing tape; however, in other embodiments, the tape 18 can be any other polymer tape.
  • Referring to FIG. 7, the first protective layer 19 is formed and cured on the first bumps 13, so as to cover and protect the first bumps 13. In this embodiment, the first protective layer 19 is a non-conductive film, which is a B-stage material, such as epoxy resin. The non-conductive film is hard at low temperatures, becomes soft at its B-stage temperature, and is cured at temperatures above its B-stage temperature. The first protective layer 19, while in sheet form, is attached to the second surface 102 of the first semiconductor substrate 10, and then, the first protective layer 19 is heated to the B-stage temperature, so that the first protective layer 19 is softened and flows so as to substantially completely cover the first bumps 13. Then the first protective layer 19 is additionally heated until it is cured. In addition to protecting the first bumps 13, the first protective layer 19 increases the total thickness and the flatness of the structure, which greatly facilitates the subsequent pick-up process. In this embodiment, the total thickness of the structure increases 3˜5 μm by using the first protective layer 19.
  • Referring to FIG. 8, the first semiconductor substrate 10 and the first protective layer 19 are cut, so as to form a plurality of first dice 11. Each of the first die 11 comprises the first die body 20, the first conductive vias 12 and the first bumps 13. The first die body 20 has a first surface 201 and a second surface 202. In this embodiment, the first die 11 is a functional die, e.g., the first die 11 includes processor circuitry. The first protective layer 19 and the first die 11 (formed after cutting) are still attached to the tape 18.
  • Referring to FIG. 9, in this embodiment a second wafer 2 and a carrier 3 are provided. The second wafer 2 comprises a second semiconductor substrate 21 and the plurality of the second bumps 23. The second semiconductor substrate 21 has a third surface 211 and a fourth surface 212. The second bumps 23 are disposed adjacent to the third surface 211, and the fourth surface 212 is attached to the carrier 3. In this embodiment, the second wafer 2 is a memory wafer, and preferably the second bumps 23 are solder bumps. Moreover, the second semiconductor substrate 21 further has a plurality of the second pads 22 disposed adjacent to the third surface 211, and the second bumps 23 are disposed on the second pads 22. The fourth surface 212 is attached to the carrier 3 by an adhesive layer 31. The third protective layer 32 is formed on the second bumps 23, so as to cover the second bumps 23. In this embodiment, preferably the third protective layer 32 is a non-conductive film or an underfill.
  • As illustrated, the first die 11 is picked up by a bonding head 24. Advantageously, the first bumps 13 are protected by the first protective layer 19 and will not contact the bonding head 24 directly. The first die 11 is then attached to the second die 2.
  • Referring to FIG. 10, the first conductive vias 12 contact and are electrically connected to the second bumps 23. Then, the bonding head 24 is removed, and part of the first protective layer 19 is removed so as to expose the first bumps 13. In this embodiment, part of the first protective layer 19 is removed such as by ashing or etching, so that the first protective layer 19 becomes thinner and exposes the first bumps 13.
  • Referring to FIG. 11, the carrier 3 and the adhesive layer 31 are removed.
  • Referring to FIG. 12, the second wafer 2 is cut, so as to form a plurality of second dice 25. Each of the plurality of second die 25 comprises the second die body 26 and the second bumps 23. The second die body 26 has the third surface 261 and the fourth surface 262, and the second bumps 23 are disposed adjacent to the third surface 261. In this embodiment, the stacked structure of the first die 11 and one of the second dice 25 shows the stacked die structure 5.
  • Referring to FIG. 13, the package substrate 4 provides an electrical connection between the stacked die structure 5 and other components (not shown). The package substrate 4 has the upper surface 41. The second protective layer 42 is formed on the upper surface 41 of the package substrate 4. In this embodiment, preferably the second protective layer 42 is a non-conductive film or an underfill.
  • The stacked die structure 5 of FIG. 12 is then bonded to the upper surface 41 of the package substrate 4, wherein the first bumps 13 are electrically connected to the upper surface 41 of the package substrate 4. Then, the package substrate 4 is cut so as to form the plurality of stacked semiconductor packages 1.
  • In another embodiment, the stacked die structure 5 may be bonded to the upper surface 41 of the package substrate 4 first, and then, the second protective layer 42 is further formed between the package substrate 4 and the first die 11.
  • Alternatively, as shown in FIG. 14, a molding compound 51 may be formed on the upper surface 41 of the package substrate 4 first, so as to encapsulate the first die 11 and the second die 25, and then, the package substrate 4 is further cut so as to form a plurality of stacked semiconductor packages.
  • Referring to FIG. 15, a cross-sectional view of a stacked semiconductor package 6 according to another embodiment of the present invention is illustrated. The stacked semiconductor package 6 is similar to the stacked semiconductor package 1 of FIG. 1, and the same elements are designated by the same reference numbers. The difference between the stacked semiconductor package 6 and the stacked semiconductor package 1 is that additional dice are stacked together. These stacked second dice 25 are electrically connected to each other by the plurality of second conductive vias 263, the second bumps 23 and the second pads 22. Moreover, the stacked semiconductor package 6 further comprises a plurality of solder balls 61 disposed on a bottom surface of the package substrate 4.
  • Referring to FIG. 16, the stacked semiconductor package 6 further comprises a molding compound 62 disposed on the upper surface 41 of the package substrate 4, so as to encapsulate the first die 11 and the stacked second dice 25.
  • Referring to FIG. 17, a cross-sectional view of a stacked semiconductor package according to another embodiment of the present invention is illustrated. The stacked semiconductor package 7 is similar to the stacked semiconductor package 1 of FIG. 1, and the same elements are designated by the same reference numbers. The difference between the stacked semiconductor package 7 and the stacked semiconductor package 1 is the position of the first protective layer 19. In this embodiment, the bonding head 24 picks up the first die 11 through the first surface 201 and the first protective layer 19 is used to protect the first conductive vias 12. In this embodiment, the first protective layer 19 is disposed adjacent to the first surface 201 of the first die body 20, and the first conductive vias 12 protrude from the first protective layer 19. The third protective layer 32 is disposed between the first protective layer 19 and the third surface 261 of the second die 26, so as to protect the second bumps 23. The second protective layer 42 is disposed between the upper surface 41 of the package substrate 4 and the second surface 202 of the first die body 20, so as to protect the first bumps 13.
  • In the present invention, the first protective layer 19 can protect the first bumps 13 (semiconductor package 1 of FIG. 1) or the first conductive vias 12 (see semiconductor package 7 of FIG. 17), and the first protective layer 19 can increase the flatness, which facilitates the process of picking up the first die 11.
  • Referring to FIG. 18, the stacked semiconductor package 7 further comprises a molding compound 71 disposed on the upper surface 41 of the package substrate 4, so as to encapsulate the first die 11 and the second die 25.
  • Referring to FIGS. 19 to 24, cross-sectional views of a method for making a stacked semiconductor package according to another embodiment of the present invention are illustrated. The method for making a stacked semiconductor package according to this embodiment is substantially the same as the method described above, and the same elements are designated by the same reference numbers. The formation of the first conductive vias 12 in this embodiment is the same as that of the embodiment of FIGS. 2-5, and is not described redundantly. Referring to FIG. 19, the tape 18 is applied to cover and protect the first bumps 13 after the protrusion of the first conductive vias 12 (FIG. 5).
  • Referring to FIG. 20, the first protective layer 19 is formed and cured on the protruded ends 121 of the first conductive vias 12, so as to cover the first conductive vias 12. In this embodiment, preferably the first protective layer 19 is a non-conductive film.
  • Referring to FIG. 21, the first semiconductor substrate 10 is cut, so as to form a plurality of first dice 11. Each of the first die 11 comprises the first die body 20, the first conductive vias 12 and the first bumps 13. The first die body 20 has a first surface 201 and a second surface 202. Meanwhile, the first protective layer 19 is cut together, and the first die 11 formed after cutting and the first protective layer 19 are still attached to the tape 18.
  • Referring to FIG. 22, a package substrate 4 having the upper surface 41 is provided. The second protective layer 42 is formed on the upper surface 41 of the package substrate 4. In this embodiment, the second protective layer 42 is a non-conductive film or an underfill. Then, the bonding head 24 picks up the first die 11 through the first protective layer 19, separates the first die 11 from the tape 18, and bonds the first die 11 to the package substrate 4, wherein the first bump 13 contacts and is electrically connected to the upper surface 41 of the package substrate 4.
  • In another embodiment, the first die 11 may be bonded to the upper surface 41 of the package substrate 4 first, and then, the second protective layer 42 is formed between the package substrate 4 and the first die 11.
  • Referring to FIG. 23, the bonding head 24 is removed, and part of the first protective layer 19 is removed, so that the first protective layer 19 becomes thinner and exposes the protruded end 121 of the first conductive vias 12.
  • Referring to FIG. 24, the second die 25 and the third protective layer 32 are provided. The second die 25 comprises the second die body 26 and the plurality of the second bumps 23. The second die body 26 has the third surface 261 and the fourth surface 262. The second bumps 23 are disposed adjacent to the third surface 261. The third protective layer 32 is disposed on the second bumps 23, so as to cover the second bumps 23. In this embodiment, the second bumps 23 are solder bumps. Moreover, the second die body 26 further has the plurality of the second pads 22 disposed adjacent to the third surface 261, and the second bumps 23 are disposed on the second pads 22. The third protective layer 32 is disposed on the second bumps 23, so as to cover the second bumps 23. In this embodiment, the third protective layer 32 is a non-conductive film or an underfill.
  • In another embodiment, the third protective layer 32 may cover the first protective layer 19 of the first die 11 first.
  • The second die 25 is further bonded to the first die 11, wherein the second bumps 23 contact and are electrically connected to the first conductive vias 12. After cutting the package substrate 4, referring to FIG. 17 again, a plurality of stacked semiconductor packages 7 is formed.
  • While the invention has been described and illustrated with reference to specific embodiments thereof, these descriptions and illustrations do not limit the invention. It should be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the true spirit and scope of the invention as defined by the appended claims. The illustrations may not necessarily be drawn to scale. There may be distinctions between the artistic renditions in the present disclosure and the actual apparatus due to manufacturing processes and tolerances. There may be other embodiments of the present invention which are not specifically illustrated. The specification and the drawings are to be regarded as illustrative rather than restrictive. Modifications may be made to adapt a particular situation, material, composition of matter, method, or process to the objective, spirit and scope of the invention. All such modifications are intended to be within the scope of the claims appended hereto. While the methods disclosed herein have been described with reference to particular operations performed in a particular order, it will be understood that these operations may be combined, sub-divided, or re-ordered to form an equivalent method without departing from the teachings of the invention. Accordingly, unless specifically indicated herein, the order and grouping of the operations are not limitations of the invention.

Claims (20)

1. A semiconductor device, comprising:
a die having a first surface and a second surface, the die including a plurality of conductive vias formed therein, wherein each of the surfaces has a set of conductive elements, the set of conductive elements of the first surface including protruding ends of the conductive vias and the set of conductive elements of the second surface including a plurality of bumps, each of the bumps electrically connected to one of the conductive vias; and
a protective layer covering one of the sets of conductive elements.
2. The semiconductor device of claim 1, wherein an outer surface of the protective layer is substantially flat.
3. The semiconductor device of claim 1, wherein the protective layer is a non-conductive material.
4. The semiconductor device of claim 1, wherein the protective layer is a non-conductive film.
5. The semiconductor device of claim 1, wherein the protective layer is a B-stage adhesive.
6. The semiconductor device of claim 1, wherein the protective layer is heat cured.
7. A semiconductor package, comprising:
a substrate;
a first die, bonded to the substrate, having a first surface and a second surface, the first die including a plurality of first conductive vias formed therein and protruding from the first surface, and a plurality of first bumps disposed adjacent to the second surface, each of the conductive vias electrically connected to one of the first bumps;
a first protective layer disposed adjacent to the second surface, the first bumps protruding from the first protective layer;
a second protective layer, disposed between an upper surface of the substrate and the first protective layer; and
a second die, coupled to the first die.
8. The semiconductor package of claim 7, wherein the second die includes a third surface and a fourth surface, a plurality of second bumps disposed adjacent to the third surface, the second bumps being electrically connected to the first conductive vias.
9. The semiconductor package of claim 7, further comprising a third protective layer, disposed between the first surface of the first die and the third surface of the second die.
10. The semiconductor package of claim 7, wherein protruding ends of each of the first conductive vias include a surface finish layer.
11. The semiconductor package of claim 7, wherein the first die further includes a passivation layer and a redistribution layer, the passivation layer disposed on the first surface, and the redistribution layer disposed on the second surface.
12. The semiconductor package of claim 7, wherein the first bumps are solder, and the second bumps include copper pillars.
13. The semiconductor package of claim 7, wherein the first protective layer is a non-conductive film.
14. The semiconductor package of claim 7, wherein the second protective layer is a non-conductive film or an underfill.
15. The semiconductor package of claim 7, wherein the third protective layer is a non-conductive film or an underfill.
16. The semiconductor package of claim 7, further comprising a molding compound encapsulating the first die and the second die.
17. A semiconductor package, comprising:
a substrate;
a first die, bonded to the substrate, having a first surface and a second surface, the first die including a plurality of first conductive vias formed therein and protruding from the first surface, and a plurality of first bumps disposed adjacent to the second surface, each of the conductive vias electrically connected to one of the first bumps;
a first protective layer disposed adjacent to the first surface, the first conductive vias protruding from the first protective layer;
a second protective layer, disposed between an upper surface of the substrate and the second surface; and
a second die, coupled to the first die.
18. The semiconductor package of claim 17, wherein the second die includes a third surface and a fourth surface, a plurality of second bumps disposed adjacent to the third surface, the second bumps being electrically connected to the first conductive vias.
19. The semiconductor package of claim 18, further comprising a third protective layer, disposed between the first surface of the first die and the third surface of the second die.
20. The semiconductor package of claim 17, further comprising a molding compound encapsulating the first die and the second die.
US13/253,816 2010-10-07 2011-10-05 Stacked semiconductor package having conductive vias and method for making the same Abandoned US20120086120A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW099134142A TWI429055B (en) 2010-10-07 2010-10-07 Stacked semiconductor package and method for making the same
TW099134142 2010-10-07

Publications (1)

Publication Number Publication Date
US20120086120A1 true US20120086120A1 (en) 2012-04-12

Family

ID=45924496

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/253,816 Abandoned US20120086120A1 (en) 2010-10-07 2011-10-05 Stacked semiconductor package having conductive vias and method for making the same

Country Status (2)

Country Link
US (1) US20120086120A1 (en)
TW (1) TWI429055B (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140291841A1 (en) * 2011-11-15 2014-10-02 Rohm Co., Ltd. Semiconductor device, method for manufacturing same, and electronic component
EP2783393A4 (en) * 2011-06-01 2016-03-23 Texas Instruments Inc Protective layer for protecting tsv tips during thermo-compressive bonding
JP2016149556A (en) * 2013-02-13 2016-08-18 クアルコム，インコーポレイテッド Semiconductor device having stacked memory elements and method of stacking memory elements on semiconductor device
CN106328624A (en) * 2015-07-01 2017-01-11 艾马克科技公司 Method for fabricating semiconductor package having multi-layer encapsulated conductive substrate and structure
WO2018005006A1 (en) * 2016-06-30 2018-01-04 Intel Corporation Sampler circuit with current injection for pre-amplification
US20190259725A1 (en) * 2017-07-21 2019-08-22 United Microelectronics Corp. Manufacturing method of die-stack structure
CN112366185A (en) * 2016-05-17 2021-02-12 三星电子株式会社 Semiconductor package

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI567882B (en) * 2015-12-15 2017-01-21 財團法人工業技術研究院 Semiconductor device and manufacturing method of the same

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5144407A (en) * 1989-07-03 1992-09-01 General Electric Company Semiconductor chip protection layer and protected chip
US7282444B2 (en) * 2003-12-04 2007-10-16 Rohm Co., Ltd. Semiconductor chip and manufacturing method for the same, and semiconductor device
US7355273B2 (en) * 2002-07-31 2008-04-08 Micron Technology, Inc. Semiconductor dice having back side redistribution layer accessed using through-silicon vias, methods
US7588964B2 (en) * 2007-01-16 2009-09-15 Samsung Electronics Co., Ltd. Methods of stacking semiconductor devices and methods of fabricating semiconductor device packages using the same
US7843059B2 (en) * 2005-07-21 2010-11-30 Shinko Electric Industries Co., Ltd. Electronic parts packaging structure
US20110003431A1 (en) * 2008-06-05 2011-01-06 Cheng-Tang Huang Method of die rearrangement package structure having patterned under bump metallurgic layer connecting metal lead
US7989345B2 (en) * 2005-09-01 2011-08-02 Micron Technology, Inc. Methods of forming blind wafer interconnects, and related structures and assemblies

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5144407A (en) * 1989-07-03 1992-09-01 General Electric Company Semiconductor chip protection layer and protected chip
US7355273B2 (en) * 2002-07-31 2008-04-08 Micron Technology, Inc. Semiconductor dice having back side redistribution layer accessed using through-silicon vias, methods
US7282444B2 (en) * 2003-12-04 2007-10-16 Rohm Co., Ltd. Semiconductor chip and manufacturing method for the same, and semiconductor device
US7843059B2 (en) * 2005-07-21 2010-11-30 Shinko Electric Industries Co., Ltd. Electronic parts packaging structure
US7989345B2 (en) * 2005-09-01 2011-08-02 Micron Technology, Inc. Methods of forming blind wafer interconnects, and related structures and assemblies
US7588964B2 (en) * 2007-01-16 2009-09-15 Samsung Electronics Co., Ltd. Methods of stacking semiconductor devices and methods of fabricating semiconductor device packages using the same
US20110003431A1 (en) * 2008-06-05 2011-01-06 Cheng-Tang Huang Method of die rearrangement package structure having patterned under bump metallurgic layer connecting metal lead

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Mikroyannidis J, Unsaturated heat-curable polyamides and polyimides derived from 2,6-bis(3-aminobenzylidene)cyclohexanone, European Polymer Journal, 28, 4, (1992) p. 439-448 *

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2783393A4 (en) * 2011-06-01 2016-03-23 Texas Instruments Inc Protective layer for protecting tsv tips during thermo-compressive bonding
US20140291841A1 (en) * 2011-11-15 2014-10-02 Rohm Co., Ltd. Semiconductor device, method for manufacturing same, and electronic component
US9324648B2 (en) * 2011-11-15 2016-04-26 Rohm Co., Ltd. Semiconductor device, method for manufacturing same, and electronic component
JP2016149556A (en) * 2013-02-13 2016-08-18 クアルコム，インコーポレイテッド Semiconductor device having stacked memory elements and method of stacking memory elements on semiconductor device
CN106328624A (en) * 2015-07-01 2017-01-11 艾马克科技公司 Method for fabricating semiconductor package having multi-layer encapsulated conductive substrate and structure
CN112366185A (en) * 2016-05-17 2021-02-12 三星电子株式会社 Semiconductor package
US11610865B2 (en) 2016-05-17 2023-03-21 Samsung Electronics Co., Ltd. Semiconductor package
WO2018005006A1 (en) * 2016-06-30 2018-01-04 Intel Corporation Sampler circuit with current injection for pre-amplification
US10651116B2 (en) 2016-06-30 2020-05-12 Intel Corporation Planar integrated circuit package interconnects
US11276630B2 (en) 2016-06-30 2022-03-15 Intel Corporation Planar integrated circuit package interconnects
US20190259725A1 (en) * 2017-07-21 2019-08-22 United Microelectronics Corp. Manufacturing method of die-stack structure

Also Published As

Publication number Publication date
TWI429055B (en) 2014-03-01
TW201216440A (en) 2012-04-16

Similar Documents

Publication Publication Date Title
US9685426B2 (en) Package-on-package semiconductor device
TWI757526B (en) Semiconductor devices having laterally offset stacked semiconductor dies, and methods of manufacturing the same
CN107799482B (en) Semiconductor package structure and method of manufacturing the same
TWI556349B (en) Semiconductor device structure and fabricating method thereof
US20120086120A1 (en) Stacked semiconductor package having conductive vias and method for making the same
KR102649471B1 (en) Semiconductor package and method of fabricating the same
US9997440B2 (en) Protection layer for adhesive material at wafer edge
US9064879B2 (en) Packaging methods and structures using a die attach film
US8759154B2 (en) TCE compensation for package substrates for reduced die warpage assembly
TWI710079B (en) Hybrid additive structure stackable memory die using wire bond
US8647924B2 (en) Semiconductor package and method of packaging semiconductor devices
US12046561B2 (en) Package structure and method of fabricating the same
US20180301418A1 (en) Package structure and manufacturing method thereof
US8860215B2 (en) Semiconductor device and method of manufacturing the same
TW201909366A (en) Package structure, integrated fan-out package and manufacturing method thereof
US11373946B2 (en) Semiconductor package and manufacturing method thereof
US8643167B2 (en) Semiconductor package with through silicon vias and method for making the same
TWI482215B (en) Integrated circuit structure and method for fabricating the same
US9425177B2 (en) Method of manufacturing semiconductor device including grinding semiconductor wafer
US11244879B2 (en) Semiconductor package
TWI778938B (en) Semiconductor device and manufacturing method thereof
KR20220075030A (en) Semiconductor package
US20200303209A1 (en) Method of fabricating a semiconductor device using an adhesive layer
US12002778B2 (en) Semiconductor packages and methods of forming the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: ADVANCED SEMICONDUCTOR ENGINEERING, INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, JEN-CHUAN;CHANG, HUI-SHAN;LAI, YOU-CHENG;REEL/FRAME:027045/0601

Effective date: 20111004

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION