US20120080802A1 - Through silicon via in n+ epitaxy wafers with reduced parasitic capacitance - Google Patents
Through silicon via in n+ epitaxy wafers with reduced parasitic capacitance Download PDFInfo
- Publication number
- US20120080802A1 US20120080802A1 US12/894,218 US89421810A US2012080802A1 US 20120080802 A1 US20120080802 A1 US 20120080802A1 US 89421810 A US89421810 A US 89421810A US 2012080802 A1 US2012080802 A1 US 2012080802A1
- Authority
- US
- United States
- Prior art keywords
- silicon via
- epitaxy layer
- trench
- semiconductor device
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000407 epitaxy Methods 0.000 title claims abstract description 75
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 68
- 239000010703 silicon Substances 0.000 title claims abstract description 68
- 230000003071 parasitic effect Effects 0.000 title abstract description 13
- 235000012431 wafers Nutrition 0.000 title 1
- 239000004065 semiconductor Substances 0.000 claims abstract description 103
- 239000000758 substrate Substances 0.000 claims abstract description 59
- 239000004020 conductor Substances 0.000 claims abstract description 45
- 238000002955 isolation Methods 0.000 claims abstract description 14
- 239000002019 doping agent Substances 0.000 claims description 19
- 238000000034 method Methods 0.000 claims description 18
- 238000002513 implantation Methods 0.000 claims description 10
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 2
- 229910052796 boron Inorganic materials 0.000 claims description 2
- 229910052738 indium Inorganic materials 0.000 claims description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 2
- 230000003247 decreasing effect Effects 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 17
- 230000008569 process Effects 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 239000007943 implant Substances 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 238000005224 laser annealing Methods 0.000 description 1
- 238000011068 loading method Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/36—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to integrated circuits, and more specifically, to through-silicon vias (TSVs) formed through an n+ epitaxy layer which reduces parasitic capacitance.
- TSVs through-silicon vias
- FIG. 1 is an example of a TSV in a semiconductor device in the conventional art.
- a semiconductor device 10 includes a semiconductor substrate 12 formed of a low dopant concentration (e.g., a p ⁇ layer) and having a device layer 14 formed on a top surface thereof.
- a trench 16 is etched through the substrate 12 to form a TSV and a dielectric layer 18 is deposited within the trench 16 to form a liner along sidewalls surfaces of the trench 16 for isolation purposes.
- the trench 16 is then filled with a conductive layer to form a TSV conductor 19 .
- FIG. 2 is another example of a TSV in a semiconductor device in the conventional art.
- the semiconductor device 20 includes a semiconductor substrate 22 having an n+ epitaxy layer 23 formed thereon and a device layer 24 formed on the n+ epitaxy layer 23 .
- a trench 26 is etched through the substrate 22 and a dielectric layer 18 is deposited within the trench 26 to form a liner along sidewall surfaces of the trench 26 .
- the trench 26 is then filled with a conductive layer to form a TSV conductor 29 .
- FIG. 3 is a diagram illustrating capacitance vs. gate voltage regarding the TSVs shown in FIGS. 1 and 2 . As shown in FIG. 3 , for voltages placed on the TSV conductor 19 (as represented by line 32 ) such as zero or a positive voltage, the capacitance per unit area is very low for example, approximately 1 ⁇ 10-8 F/cm2.
- eDRAM embedded capacitor-based dynamic random access memory
- a semiconductor device includes an epitaxy layer formed on semiconductor substrate, a device layer is formed on the epitaxy layer, a trench formed within the semiconductor substrate and including a dielectric layer forming a liner within the trench and a conductive core forming a through-silicon via conductor, and a deep trench isolation structure formed within the substrate and surrounding the through-silicon via conductor.
- a region of the epitaxy layer formed between the through-silicon via conductor and the deep trench isolation structure is electrically isolated from any signals applied to the semiconductor device, thereby decreasing parasitic capacitance.
- a semiconductor device includes an epitaxy layer formed on a semiconductor substrate, a device layer is formed on the epitaxy layer, a trench formed within the semiconductor substrate and including a dielectric layer forming a liner within the trench and a conductive core forming a through-silicon via conductor, and a grounded through-silicon via formed within the substrate and surrounding the through-silicon via conductor.
- a region of the epitaxy layer formed between the through-silicon via conductor and the grounded through-silicon via is electrically isolated from any signals applied to the semiconductor device.
- a semiconductor device includes a p-doped layer formed on a semiconductor substrate and comprising a higher dopant concentration than that of the semiconductor substrate, an epitaxy layer formed on the p-doped layer, a device layer formed on the epitaxy layer, and a trench formed within the semiconductor substrate and including a dielectric layer forming a liner within the trench and a conductive core forming a through-silicon via conductor.
- a semiconductor device includes an epitaxy layer formed on a semiconductor substrate, a device layer 44 is formed on the epitaxy layer, a trench formed within the semiconductor substrate and including a dielectric layer forming a liner within the trench and a conductive core forming a through-silicon via conductor, and a p-doped region implanted beneath the epitaxy layer and adjacent to the through-silicon via conductor and the semiconductor substrate and comprising a higher dopant concentration than that of the semiconductor substrate.
- a method includes forming an epitaxy layer on a semiconductor substrate, forming a trench having a dielectric liner and conductive core within the trench to form a through-silicon via conductor, and implanting a p-doped region beneath the epitaxy layer and adjacent to the through-silicon via conductor.
- FIG. 1 is a diagram illustrating an example of a through-silicon via for a semiconductor device in the conventional art.
- FIG. 2 is a diagram illustrating another example of a through-silicon via for a semiconductor device including an n+ epitaxy layer in the conventional art.
- FIG. 3 is a graph illustrating capacitance vs. gate voltage regarding the through-silicon vias shown in FIGS. 1 and 2 .
- FIG. 4 is a diagram illustrating a through-silicon via and a deep trench isolation structure for a semiconductor device that can be implemented within embodiments of the present invention.
- FIG. 5 is a diagram illustrating a through-silicon via and a grounded through-silicon via for a semiconductor device that can be implemented within alternative embodiments of the present invention.
- FIG. 6 is a diagram illustrating a through-silicon via and a grounded through-silicon via for a semiconductor device that can be implemented within alternative embodiments of the present invention.
- FIG. 7 is a diagram illustrating a through-silicon via and a p-doped layer formed beneath the n+ epitaxy layer in a semiconductor device that can be implemented within alternative embodiments of the present invention.
- FIG. 8 is a diagram illustrating a through-silicon via and an implanted p-doped region beneath the n+ epitaxy layer and adjacent to the through-silicon via in a semiconductor device that can be implemented within alternative embodiments of the present invention.
- FIG. 9 is a diagram illustrating a method of implanting the p-doped region beneath the n+ epitaxy layer and adjacent to the through-silicon via as shown in FIG. 8 that can be implemented within embodiments of the present invention.
- FIG. 10 is a diagram illustrating a method of implanting the p-doped region beneath the n+ epitaxy layer and adjacent to the through-silicon via as shown in FIG. 8 that can be implemented within alternative embodiments of the present invention.
- FIG. 11 is a graph illustrating capacitance vs. gate voltage regarding the through-silicon vias implemented within embodiments of the present invention.
- FIG. 4 is a diagram illustrating a through-silicon via and a deep trench isolation structure for a semiconductor device that can be implemented within embodiments of the present invention.
- a semiconductor device 40 is provided.
- a semiconductor substrate 42 is formed.
- the semiconductor substrate 42 is formed of a low dopant concentration (e.g., a p ⁇ layer).
- the semiconductor substrate 42 may be formed of silicon (Si), but is not limited hereto and may be formed of any semiconductor material.
- An epitaxy layer 43 (e.g., an n+ epitaxy layer) is formed on the semiconductor substrate 42 and a device layer 44 is formed on the epitaxy layer 43 .
- the n+ epitaxy layer 43 is formed of a predetermined thickness usually ranging from approximately 1 micrometer to approximately 10 micrometers. Further, the n+ epitaxy layer 43 has a doping level above approximately 1 ⁇ 1019 atoms/cm3.
- a through-silicon via is also formed within the semiconductor substrate 42 .
- a trench 45 is etched through the substrate 42 using a reactive ion etch (RIE) process, for example.
- RIE reactive ion etch
- the trench 45 is between approximately 2 micrometers and approximately 10 micrometers in diameter and a depth in the range of approximately 20 micrometer to 50 micrometers.
- the trench 45 is then lined with a dielectric layer 46 for isolation purposes.
- the dielectric layer 46 may be formed of silicon dioxide (SiO2) or silicon nitride (SiN), for example, and may have a thickness of between approximately 50 nanometers (nm) to approximately 100 nanometers (nm).
- the trench 45 is then filled with an electrically conductive material such as copper or tungsten, for example, to thereby form a TSV conductor 47 .
- an electrically conductive material such as copper or tungsten, for example, to thereby form a TSV conductor 47 .
- the formation and filling of the trench can be performed before or after other devices are formed as known in the art.
- a deep trench isolation structure 48 surrounds the TSV conductor 47 .
- the deep trench isolation structure 48 is formed as a ring around the TSV conductor 47 .
- region 43 a of the n+ epitaxy layer between the deep trench isolation structure 48 and the TSV conductor 47 is electrically isolated from any signals applied to the semiconductor device 40 , therefore the TSV capacitance cannot go to inversion mode since there is no source to supply minority carriers (i.e., electrons).
- the region 43 a of the epitaxy layer 43 is formed of a predetermined thickness ranging from approximately 1 micrometer to approximately 10 micrometers.
- the present invention is not limited to the use of a deep trench isolation structure as shown in FIG. 4 to reduce parasitic capacitance. Other embodiments of the present invention will now be described below with reference to FIGS. 5 through 8 .
- FIG. 5 is a diagram illustrating a through-silicon via and an isolating through-silicon via for a semiconductor device 50 that can be implemented within alternative embodiments of the present invention.
- a semiconductor substrate 52 is formed.
- An n+ epitaxy layer 53 is formed on the semiconductor substrate 52 .
- a device layer 54 is then formed on the n+ epitaxy layer 53 .
- a plurality of trenches 55 and 56 are etched within the semiconductor substrate 52 using an etching process. These trenches 55 and 56 are then lined with a dielectric layer 57 .
- the trench 55 is filled with an electrically conductive material to form a signal TSV 58 .
- the trench 56 is also filled with the conductive material and used to form an isolating TSV 59 surrounding the TSV conductor 58 . Therefore, similar to FIG. 4 , a region 53 a of the n+ epitaxy layer 53 between the isolating TSV 59 and the signal TSV 58 is electrically isolated to prevent the TSV capacitance from going to inversion mode. According to an embodiment of the present invention, the region 53 a of the n+ epitaxy layer 53 is formed of a predetermined thickness ranging from approximately 1 micrometer to approximately 10 micrometers.
- the isolating TSV 59 is preferably grounded to reduce the noise coupling between different devices and signal TSV 58 . However, it can be kept floating if desired. As shown in FIG.
- the isolating TSV 59 is of a length and width comparable to that the signal TSV 58 .
- the present invention is not limited to the isolating TSV 59 being of a particular length or width.
- An alternative embodiment of the isolating TSV 59 will now be discussed with reference to FIG. 6 .
- FIG. 6 is a diagram illustrating a through-silicon via and an isolating through-silicon via for a semiconductor device 60 that can be implemented within alternative embodiments of the present invention.
- a semiconductor substrate 62 is provided.
- An n+ epitaxy layer 63 is formed on the semiconductor substrate 62 .
- a device layer 64 is then formed on the n+ epitaxy layer 63 .
- a plurality of trenches 65 and 66 are etched through the semiconductor substrate 62 using an etching process. According to an embodiment of the present invention, the trench 66 is etched narrower than that of the trench 65 and is thus has less depth due to loading effect in the etch process.
- a dielectric liner 67 is then formed within each trench 65 and 66 .
- An electrically conductive material is then deposited within the trench 65 to form a signal TSV 68 .
- An isolating TSV 69 is formed within the trench 66 .
- the isolating TSV 69 has the same effect as that shown in FIG. 5 . That is, a region 63 a of the n+ epitaxy layer 63 is electrically isolated to prevent an increase in parasitic capacitance when voltage is applied to the signal TSV 68 . Since the isolating 69 (in FIG. 6 ) is made narrower than the isolating TSV 59 (in FIG. 7 ) it adds less area penalty. Yet, it has similar effect in preventing the TSV capacitance from operating in the inversion mode and thus reduces the parasitic capacitance.
- FIG. 7 is a diagram illustrating a through-silicon via and a p-doped layer formed beneath the n+ epitaxy layer in a semiconductor device 70 that can be implemented within alternative embodiments of the present invention.
- a semiconductor substrate 71 formed of a low dopant concentration e.g., a p ⁇ layer
- a p-doped layer 72 formed on the semiconductor substrate 71 is provided.
- An n+ epitaxy layer 73 is formed on the p-doped layer 72 and a device layer 74 is formed on the n+ epitaxy layer 73 .
- a through-silicon via is formed within the semiconductor substrate 71 .
- the through-silicon via is formed by etching a trench 75 through the semiconductor substrate 71 and depositing a dielectric layer 76 to form a liner on the sidewalls within the trench 75 .
- the trench 75 is then filled with an electrically conductive material to form a through-silicon via conductor 77 .
- the p-doped layer 72 is formed without been deactivated by the n+ diffusion. Further, the p-doped layer 72 is formed of a higher dopant concentration than the semiconductor substrate 71 , thereby increasing a threshold voltage of the semiconductor device and decreasing the parasitic capacitance (as depicted in FIG. 11 (line 95 )).
- the p-doped layer 72 is of a predetermined width ranging from approximately 200 nanometer to approximately 2 micrometer and includes a doping concentration of 1 ⁇ 1018 atoms/cm3 or greater. According to an embodiment of the present invention, it is not necessary for the p-doped layer to be formed over the entire surface of the semiconductor substrate in order to increase the threshold voltage. An alternative embodiment will now be discussed below with reference to FIG. 8 .
- FIG. 8 is a diagram illustrating a through-silicon via and an implanted p-doped region beneath the n+ layer and adjacent to the through-silicon via in a semiconductor device 80 that can be implemented within alternative embodiments of the present invention.
- a semiconductor substrate 81 is provided.
- the semiconductor substrate is formed of a low dopant concentration.
- An n+ epitaxy layer 82 is formed on the semiconductor substrate 81 and a device layer 83 is formed on the n+ epitaxy layer.
- a through-silicon via is then formed by etching a trench 85 through the semiconductor substrate 81 and depositing a dielectric layer 86 to form a liner on sidewalls surfaces within the trench 85 .
- the trench 85 is then filled with an electrically conductive material to form a through-silicon via conductor 87 .
- a p-doped region 90 implanted beneath the n+ epitaxy layer and adjacent to the through-silicon via conductor 87 and formed of a higher dopant concentration than that of the semiconductor substrate 81 , to increase threshold voltage of the semiconductor device and in turn lower the parasitic capacitance.
- p-doped region 90 is of a predetermined width ranging from approximately 200 nanometer to approximately 2 micrometer and includes a doping concentration of 1 ⁇ 1018 atoms/cm3 or greater. Methods for implanting the p-doped region 90 will be discussed below with reference to FIGS. 9 and 10 .
- the p-doped region 90 is formed by forming a photo resist layer 84 on the device layer and performing angled implantation of p-dopants after the trench 85 is formed.
- the implantation is performed from various angles, at least four different angles (the so-called “quad” implant), for example, 0°, 90°, 180°, and 270°.
- Other “quad” implant direction such as 45°, 135°, 225°, 315° can be also used.
- the implantation of the p dopants is formed at a predetermined implantation depth ‘A’ just beneath the n+ epitaxy layer 82 by proper tilting of the implant.
- the p dopants may comprise boron (B) or indium (In), for example.
- the implantation of p-dopants is performed prior to depositing the dielectric layer 86 within the trench 85 .
- the implantation of p-dopants is performed after depositing the dielectric layer 86 within the trench 85 .
- a “diffusion-less” process is used to activate the p doping without causing significant diffusion of the n+ doping from the n+ epitaxy layer 82 into the p-doped region. This can be done by annealing at low temperatures so that the n+ dopants do not diffuse or by a laser annealing, for example.
- FIG. 11 is a graph 100 illustrating capacitance vs. gate voltage regarding the through-silicon vias implemented within embodiments of the present invention.
- the semiconductor device having an n+ epitaxy layer shows increased parasitic capacitance (as indicated by line 90 ).
- embodiments of the present invention provide a way to use n+ epitaxy layer within eDRAM technology, for example, while reducing parasitic capacitance. By preventing the TSV capacitance from operating in the inversion mode, these embodiments also remove the voltage and frequency dependency of the TSV capacitance and simplify the device modeling.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Ceramic Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- Electromagnetism (AREA)
- Optics & Photonics (AREA)
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thin Film Transistor (AREA)
Abstract
A semiconductor device includes an epitaxy layer formed on semiconductor substrate, a device layer formed on the epitaxy layer, a trench formed within the semiconductor substrate and including a dielectric layer forming a liner within the trench and a conductive core forming a through-silicon via conductor, and a deep trench isolation structure formed within the substrate and surrounding the through-silicon via conductor. A region of the epitaxy layer formed between the through-silicon via conductor and the deep trench isolation structure is electrically isolated from any signals applied to the semiconductor device, thereby decreasing parasitic capacitance.
Description
- The present invention relates to integrated circuits, and more specifically, to through-silicon vias (TSVs) formed through an n+ epitaxy layer which reduces parasitic capacitance.
- In integrated circuit technology, TSVs are used to create a vertical electrical connection (e.g., a via) passing completely through a silicon wafer or die, and can be used to connect integrated circuits together.
FIG. 1 is an example of a TSV in a semiconductor device in the conventional art. As shown inFIG. 1 , asemiconductor device 10 includes asemiconductor substrate 12 formed of a low dopant concentration (e.g., a p− layer) and having adevice layer 14 formed on a top surface thereof. Atrench 16 is etched through thesubstrate 12 to form a TSV and adielectric layer 18 is deposited within thetrench 16 to form a liner along sidewalls surfaces of thetrench 16 for isolation purposes. Thetrench 16 is then filled with a conductive layer to form aTSV conductor 19. -
FIG. 2 is another example of a TSV in a semiconductor device in the conventional art. As shown inFIG. 2 , thesemiconductor device 20 includes asemiconductor substrate 22 having ann+ epitaxy layer 23 formed thereon and adevice layer 24 formed on then+ epitaxy layer 23. Atrench 26 is etched through thesubstrate 22 and adielectric layer 18 is deposited within thetrench 26 to form a liner along sidewall surfaces of thetrench 26. Thetrench 26 is then filled with a conductive layer to form aTSV conductor 29. - In both examples shown in
FIGS. 1 and 2 , a MOS (metal oxide semiconductor) capacitor is formed. There may be several problems associated with the MOS capacitors when a n+ epitaxy layer is included as shown inFIG. 2 . One of the problems includes capacitance issues.FIG. 3 is a diagram illustrating capacitance vs. gate voltage regarding the TSVs shown inFIGS. 1 and 2 . As shown inFIG. 3 , for voltages placed on the TSV conductor 19 (as represented by line 32) such as zero or a positive voltage, the capacitance per unit area is very low for example, approximately 1×10-8 F/cm2. On the other hand, when voltage is placed on the TSV conductor 29 (as represented by line 34), there is a significant increase in the capacitance with the inversion (as represented by arrow 36). Furthermore, when the TSV capacitor operates in the inversion mode, it introduces significant voltage and frequency dependence that thus complicates the TSV modeling. - In eDRAM (i.e., embedded capacitor-based dynamic random access memory) technology, it is necessary to have the n+ epitaxy layer but when combined with the TSV, capacitance significantly increases as shown in
FIG. 3 . - According to one embodiment of the present invention, a semiconductor device is provided. The semiconductor device includes an epitaxy layer formed on semiconductor substrate, a device layer is formed on the epitaxy layer, a trench formed within the semiconductor substrate and including a dielectric layer forming a liner within the trench and a conductive core forming a through-silicon via conductor, and a deep trench isolation structure formed within the substrate and surrounding the through-silicon via conductor. A region of the epitaxy layer formed between the through-silicon via conductor and the deep trench isolation structure is electrically isolated from any signals applied to the semiconductor device, thereby decreasing parasitic capacitance.
- According to another embodiment of the present invention, a semiconductor device is provided. The semiconductor device includes an epitaxy layer formed on a semiconductor substrate, a device layer is formed on the epitaxy layer, a trench formed within the semiconductor substrate and including a dielectric layer forming a liner within the trench and a conductive core forming a through-silicon via conductor, and a grounded through-silicon via formed within the substrate and surrounding the through-silicon via conductor. A region of the epitaxy layer formed between the through-silicon via conductor and the grounded through-silicon via is electrically isolated from any signals applied to the semiconductor device.
- According to another embodiment of the present invention, a semiconductor device is provided. The semiconductor device includes a p-doped layer formed on a semiconductor substrate and comprising a higher dopant concentration than that of the semiconductor substrate, an epitaxy layer formed on the p-doped layer, a device layer formed on the epitaxy layer, and a trench formed within the semiconductor substrate and including a dielectric layer forming a liner within the trench and a conductive core forming a through-silicon via conductor.
- According to another embodiment of the present invention, a semiconductor device is provided. The semiconductor device includes an epitaxy layer formed on a semiconductor substrate, a
device layer 44 is formed on the epitaxy layer, a trench formed within the semiconductor substrate and including a dielectric layer forming a liner within the trench and a conductive core forming a through-silicon via conductor, and a p-doped region implanted beneath the epitaxy layer and adjacent to the through-silicon via conductor and the semiconductor substrate and comprising a higher dopant concentration than that of the semiconductor substrate. - According to another embodiment of the present invention, a method is provided. The method includes forming an epitaxy layer on a semiconductor substrate, forming a trench having a dielectric liner and conductive core within the trench to form a through-silicon via conductor, and implanting a p-doped region beneath the epitaxy layer and adjacent to the through-silicon via conductor.
- Additional features and advantages are realized through the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered a part of the claimed invention. For a better understanding of the invention with the advantages and the features, refer to the description and to the drawings.
- The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The forgoing and other features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
-
FIG. 1 is a diagram illustrating an example of a through-silicon via for a semiconductor device in the conventional art. -
FIG. 2 is a diagram illustrating another example of a through-silicon via for a semiconductor device including an n+ epitaxy layer in the conventional art. -
FIG. 3 is a graph illustrating capacitance vs. gate voltage regarding the through-silicon vias shown inFIGS. 1 and 2 . -
FIG. 4 is a diagram illustrating a through-silicon via and a deep trench isolation structure for a semiconductor device that can be implemented within embodiments of the present invention. -
FIG. 5 is a diagram illustrating a through-silicon via and a grounded through-silicon via for a semiconductor device that can be implemented within alternative embodiments of the present invention. -
FIG. 6 is a diagram illustrating a through-silicon via and a grounded through-silicon via for a semiconductor device that can be implemented within alternative embodiments of the present invention. -
FIG. 7 is a diagram illustrating a through-silicon via and a p-doped layer formed beneath the n+ epitaxy layer in a semiconductor device that can be implemented within alternative embodiments of the present invention. -
FIG. 8 is a diagram illustrating a through-silicon via and an implanted p-doped region beneath the n+ epitaxy layer and adjacent to the through-silicon via in a semiconductor device that can be implemented within alternative embodiments of the present invention. -
FIG. 9 is a diagram illustrating a method of implanting the p-doped region beneath the n+ epitaxy layer and adjacent to the through-silicon via as shown inFIG. 8 that can be implemented within embodiments of the present invention. -
FIG. 10 is a diagram illustrating a method of implanting the p-doped region beneath the n+ epitaxy layer and adjacent to the through-silicon via as shown inFIG. 8 that can be implemented within alternative embodiments of the present invention. -
FIG. 11 is a graph illustrating capacitance vs. gate voltage regarding the through-silicon vias implemented within embodiments of the present invention. - It is desirable to have an n+ epitaxy layer within an eDRAM, without the increased parasitic capacitance for the through-silicon-via (TSV) structures. Embodiments of the present invention provide semiconductor devices including n+ epitaxy layers and alternative ways for reducing the TSV capacitance.
FIG. 4 is a diagram illustrating a through-silicon via and a deep trench isolation structure for a semiconductor device that can be implemented within embodiments of the present invention. As shown inFIG. 4 , asemiconductor device 40 is provided. Asemiconductor substrate 42 is formed. Thesemiconductor substrate 42 is formed of a low dopant concentration (e.g., a p− layer). Thesemiconductor substrate 42 may be formed of silicon (Si), but is not limited hereto and may be formed of any semiconductor material. An epitaxy layer 43 (e.g., an n+ epitaxy layer) is formed on thesemiconductor substrate 42 and adevice layer 44 is formed on theepitaxy layer 43. According to an embodiment of the present invention, then+ epitaxy layer 43 is formed of a predetermined thickness usually ranging from approximately 1 micrometer to approximately 10 micrometers. Further, then+ epitaxy layer 43 has a doping level above approximately 1×1019 atoms/cm3. - A through-silicon via (TSV) is also formed within the
semiconductor substrate 42. As shown inFIG. 4 , atrench 45 is etched through thesubstrate 42 using a reactive ion etch (RIE) process, for example. According to an embodiment of the present invention, thetrench 45 is between approximately 2 micrometers and approximately 10 micrometers in diameter and a depth in the range of approximately 20 micrometer to 50 micrometers. - The
trench 45 is then lined with adielectric layer 46 for isolation purposes. According to an embodiment of the present invention, thedielectric layer 46 may be formed of silicon dioxide (SiO2) or silicon nitride (SiN), for example, and may have a thickness of between approximately 50 nanometers (nm) to approximately 100 nanometers (nm). Thetrench 45 is then filled with an electrically conductive material such as copper or tungsten, for example, to thereby form aTSV conductor 47. Depending on the requirements of the process flow, the formation and filling of the trench can be performed before or after other devices are formed as known in the art. According to this embodiment of the present invention, a deeptrench isolation structure 48 surrounds theTSV conductor 47. That is, the deeptrench isolation structure 48 is formed as a ring around theTSV conductor 47. As shown inFIG. 4 ,region 43 a of the n+ epitaxy layer between the deeptrench isolation structure 48 and theTSV conductor 47 is electrically isolated from any signals applied to thesemiconductor device 40, therefore the TSV capacitance cannot go to inversion mode since there is no source to supply minority carriers (i.e., electrons). Hence, at high frequencies e.g., above approximately 10 kHz and thus for any practical purpose the TSV capacitance operates in the depletion mode and not inversion mode. Further, theregion 43 a of theepitaxy layer 43 is formed of a predetermined thickness ranging from approximately 1 micrometer to approximately 10 micrometers. The present invention is not limited to the use of a deep trench isolation structure as shown inFIG. 4 to reduce parasitic capacitance. Other embodiments of the present invention will now be described below with reference toFIGS. 5 through 8 . -
FIG. 5 is a diagram illustrating a through-silicon via and an isolating through-silicon via for asemiconductor device 50 that can be implemented within alternative embodiments of the present invention. As shown inFIG. 5 , asemiconductor substrate 52 is formed. Ann+ epitaxy layer 53 is formed on thesemiconductor substrate 52. Adevice layer 54 is then formed on then+ epitaxy layer 53. A plurality oftrenches semiconductor substrate 52 using an etching process. Thesetrenches dielectric layer 57. Thetrench 55 is filled with an electrically conductive material to form asignal TSV 58. Thetrench 56 is also filled with the conductive material and used to form an isolatingTSV 59 surrounding theTSV conductor 58. Therefore, similar toFIG. 4 , aregion 53 a of then+ epitaxy layer 53 between the isolatingTSV 59 and thesignal TSV 58 is electrically isolated to prevent the TSV capacitance from going to inversion mode. According to an embodiment of the present invention, theregion 53 a of then+ epitaxy layer 53 is formed of a predetermined thickness ranging from approximately 1 micrometer to approximately 10 micrometers. The isolatingTSV 59 is preferably grounded to reduce the noise coupling between different devices and signalTSV 58. However, it can be kept floating if desired. As shown inFIG. 5 , according to an embodiment of the present invention, the isolatingTSV 59 is of a length and width comparable to that thesignal TSV 58. However, the present invention is not limited to the isolatingTSV 59 being of a particular length or width. An alternative embodiment of the isolatingTSV 59 will now be discussed with reference toFIG. 6 . -
FIG. 6 is a diagram illustrating a through-silicon via and an isolating through-silicon via for asemiconductor device 60 that can be implemented within alternative embodiments of the present invention. As shown inFIG. 6 , asemiconductor substrate 62 is provided. Ann+ epitaxy layer 63 is formed on thesemiconductor substrate 62. Adevice layer 64 is then formed on then+ epitaxy layer 63. A plurality oftrenches semiconductor substrate 62 using an etching process. According to an embodiment of the present invention, thetrench 66 is etched narrower than that of thetrench 65 and is thus has less depth due to loading effect in the etch process. Adielectric liner 67 is then formed within eachtrench trench 65 to form asignal TSV 68. An isolatingTSV 69 is formed within thetrench 66. The isolatingTSV 69 has the same effect as that shown inFIG. 5 . That is, aregion 63 a of then+ epitaxy layer 63 is electrically isolated to prevent an increase in parasitic capacitance when voltage is applied to thesignal TSV 68. Since the isolating 69 (inFIG. 6 ) is made narrower than the isolating TSV 59 (inFIG. 7 ) it adds less area penalty. Yet, it has similar effect in preventing the TSV capacitance from operating in the inversion mode and thus reduces the parasitic capacitance. -
FIG. 7 is a diagram illustrating a through-silicon via and a p-doped layer formed beneath the n+ epitaxy layer in asemiconductor device 70 that can be implemented within alternative embodiments of the present invention. As shown inFIG. 7 , asemiconductor substrate 71 formed of a low dopant concentration (e.g., a p− layer) is provided. A p-dopedlayer 72 formed on thesemiconductor substrate 71. Ann+ epitaxy layer 73 is formed on the p-dopedlayer 72 and adevice layer 74 is formed on then+ epitaxy layer 73. A through-silicon via is formed within thesemiconductor substrate 71. The through-silicon via is formed by etching atrench 75 through thesemiconductor substrate 71 and depositing adielectric layer 76 to form a liner on the sidewalls within thetrench 75. Thetrench 75 is then filled with an electrically conductive material to form a through-silicon viaconductor 77. According to an embodiment of the present invention, the p-dopedlayer 72 is formed without been deactivated by the n+ diffusion. Further, the p-dopedlayer 72 is formed of a higher dopant concentration than thesemiconductor substrate 71, thereby increasing a threshold voltage of the semiconductor device and decreasing the parasitic capacitance (as depicted inFIG. 11 (line 95)). According to an embodiment of the present invention, the p-dopedlayer 72 is of a predetermined width ranging from approximately 200 nanometer to approximately 2 micrometer and includes a doping concentration of 1×1018 atoms/cm3 or greater. According to an embodiment of the present invention, it is not necessary for the p-doped layer to be formed over the entire surface of the semiconductor substrate in order to increase the threshold voltage. An alternative embodiment will now be discussed below with reference toFIG. 8 . -
FIG. 8 is a diagram illustrating a through-silicon via and an implanted p-doped region beneath the n+ layer and adjacent to the through-silicon via in asemiconductor device 80 that can be implemented within alternative embodiments of the present invention. As shown inFIG. 8 , asemiconductor substrate 81 is provided. The semiconductor substrate is formed of a low dopant concentration. Ann+ epitaxy layer 82 is formed on thesemiconductor substrate 81 and adevice layer 83 is formed on the n+ epitaxy layer. A through-silicon via is then formed by etching atrench 85 through thesemiconductor substrate 81 and depositing adielectric layer 86 to form a liner on sidewalls surfaces within thetrench 85. Thetrench 85 is then filled with an electrically conductive material to form a through-silicon viaconductor 87. A p-dopedregion 90 implanted beneath the n+ epitaxy layer and adjacent to the through-silicon viaconductor 87 and formed of a higher dopant concentration than that of thesemiconductor substrate 81, to increase threshold voltage of the semiconductor device and in turn lower the parasitic capacitance. According to an embodiment of the present invention, p-dopedregion 90 is of a predetermined width ranging from approximately 200 nanometer to approximately 2 micrometer and includes a doping concentration of 1×1018 atoms/cm3 or greater. Methods for implanting the p-dopedregion 90 will be discussed below with reference toFIGS. 9 and 10 . - As shown in
FIGS. 9 and 10 , the p-dopedregion 90 is formed by forming a photo resistlayer 84 on the device layer and performing angled implantation of p-dopants after thetrench 85 is formed. The implantation is performed from various angles, at least four different angles (the so-called “quad” implant), for example, 0°, 90°, 180°, and 270°. Other “quad” implant direction, such as 45°, 135°, 225°, 315° can be also used. The implantation of the p dopants is formed at a predetermined implantation depth ‘A’ just beneath then+ epitaxy layer 82 by proper tilting of the implant. According to an embodiment of the present invention, the p dopants may comprise boron (B) or indium (In), for example. InFIG. 9 , the implantation of p-dopants is performed prior to depositing thedielectric layer 86 within thetrench 85. InFIG. 10 , the implantation of p-dopants is performed after depositing thedielectric layer 86 within thetrench 85. In both cases a “diffusion-less” process is used to activate the p doping without causing significant diffusion of the n+ doping from then+ epitaxy layer 82 into the p-doped region. This can be done by annealing at low temperatures so that the n+ dopants do not diffuse or by a laser annealing, for example. -
FIG. 11 is agraph 100 illustrating capacitance vs. gate voltage regarding the through-silicon vias implemented within embodiments of the present invention. As shown inFIG. 11 , and discussed above with reference toFIG. 2 , the semiconductor device having an n+ epitaxy layer shows increased parasitic capacitance (as indicated by line 90). The use of an n+ epitaxy and a p doped layer or region adjacent to the through-silicon via and having a dopant concentration higher than that of the semiconductor substrate increasing the threshold voltage while decreasing the parasitic capacitance. - Thus, embodiments of the present invention provide a way to use n+ epitaxy layer within eDRAM technology, for example, while reducing parasitic capacitance. By preventing the TSV capacitance from operating in the inversion mode, these embodiments also remove the voltage and frequency dependency of the TSV capacitance and simplify the device modeling.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, element components, and/or groups thereof.
- The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
- The flow diagrams depicted herein are just one example. There may be many variations to this diagram or the steps (or operations) described therein without departing from the spirit of the invention. For instance, the steps may be performed in a differing order or steps may be added, deleted or modified. All of these variations are considered a part of the claimed invention.
- While the preferred embodiment to the invention had been described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.
Claims (20)
1. A semiconductor device comprising:
an epitaxy layer formed on a semiconductor substrate;
a device layer formed on the epitaxy layer;
a trench formed within the semiconductor substrate and including a dielectric layer forming a liner within the trench and a conductive core forming a through-silicon via conductor; and
a deep trench isolation structure formed within the substrate and surrounding the through-silicon via conductor wherein a region of the epitaxy layer formed between the through-silicon via conductor and the deep trench isolation structure is electrically isolated from any signals applied to the semiconductor device.
2. The semiconductor device of claim 1 , wherein the region of the epitaxy layer is formed of a predetermined thickness ranging from approximately 1 micrometer to approximately 10 micrometers.
3. The semiconductor device of claim 1 , wherein the epitaxy layer is an n+ epitaxy layer.
4. The semiconductor device of claim 3 , wherein the epitaxy layer has a doping level of about 1×1019 atoms/cm3 or greater.
5. A semiconductor device comprising:
an epitaxy layer formed on a semiconductor substrate;
a device layer formed on the epitaxy layer;
a trench formed within the semiconductor substrate and including a dielectric layer forming a liner within the trench and a conductive core forming a through-silicon via conductor; and
an isolating through-silicon via formed within the substrate and surrounding the through-silicon via conductor wherein a region of the epitaxy layer formed between the through-silicon via conductor and the grounded through-silicon via is electrically isolated from any signals applied to the semiconductor device.
6. The semiconductor device of claim 5 , wherein the through-silicon via conductor and the isolating through-silicon via are of a same length and width.
7. The semiconductor device of claim 5 , wherein the through-silicon via conductor is of a larger length and width than that of the isolating through-silicon via.
8. The semiconductor device of claim 5 , wherein the region of the epitaxy layer is formed of a predetermined thickness ranging from approximately 1 micrometer to approximately 10 micrometers.
9. The semiconductor device of claim 5 , wherein the epitaxy layer is an n+ epitaxy layer.
10. The semiconductor device of claim 9 , wherein the epitaxy layer has a doping level above approximately of about 1×1019 atoms/cm3 or greater.
11. A semiconductor device comprising:
a p-doped layer formed on a semiconductor substrate and comprising a higher dopant concentration than that of the semiconductor substrate;
an epitaxy layer formed on the p-doped layer;
a device layer formed on the epitaxy layer; and
a trench formed within the semiconductor substrate and including a dielectric layer forming a liner within the trench and a conductive core forming a through-silicon via conductor.
12. The semiconductor device of claim 11 , wherein the p-doped layer is of a predetermined width ranging from approximately 200 nanometer to approximately 2 micrometer and includes a doping concentration of 1×1018 atoms/cm3 or greater.
13. A semiconductor device comprising:
an epitaxy layer formed on a semiconductor substrate;
a device layer formed on the epitaxy layer;
a trench formed within the semiconductor substrate and including a dielectric layer forming a liner within the trench and a conductive core forming a through-silicon via conductor; and
a p-doped region implanted beneath the epitaxy layer and adjacent to the through-silicon via conductor and the semiconductor substrate and comprising a higher dopant concentration than that of the semiconductor substrate.
14. The semiconductor device of claim 13 , wherein the p-doped region is of a predetermined width ranging from approximately 200 nanometer to approximately 2 micrometers and includes a doping concentration of 1×1018 atoms/cm3 or greater.
15. A method comprising:
forming an epitaxy layer on a semiconductor substrate;
forming a trench having a dielectric liner and conductive core within the trench to form a through-silicon via conductor; and
implanting a p-doped region beneath the epitaxy layer and adjacent to the through-silicon via conductor.
16. The method of claim 15 , wherein, the p-doped region is formed by performing angled implantation p dopants.
17. The method of claim 16 , wherein the p dopants comprise boron (B) or Indium (In).
18. The method of claim 16 , wherein the angled implantation is performed after the trench is formed and prior to forming the dielectric liner within the trench.
19. The method of claim 16 , wherein the angled implantation is performed after the trench and the dielectric liner are formed.
20. The method of claim 16 , wherein the angled implantation is performed from at least four different angles.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/894,218 US20120080802A1 (en) | 2010-09-30 | 2010-09-30 | Through silicon via in n+ epitaxy wafers with reduced parasitic capacitance |
US13/743,882 US9029988B2 (en) | 2010-09-30 | 2013-01-17 | Through silicon via in n+ epitaxy wafers with reduced parasitic capacitance |
US14/632,531 US9748114B2 (en) | 2010-09-30 | 2015-02-26 | Method for forming through silicon via in N+ epitaxy wafers with reduced parasitic capacitance |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/894,218 US20120080802A1 (en) | 2010-09-30 | 2010-09-30 | Through silicon via in n+ epitaxy wafers with reduced parasitic capacitance |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/743,882 Division US9029988B2 (en) | 2010-09-30 | 2013-01-17 | Through silicon via in n+ epitaxy wafers with reduced parasitic capacitance |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120080802A1 true US20120080802A1 (en) | 2012-04-05 |
Family
ID=45889098
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/894,218 Abandoned US20120080802A1 (en) | 2010-09-30 | 2010-09-30 | Through silicon via in n+ epitaxy wafers with reduced parasitic capacitance |
US13/743,882 Active 2030-12-20 US9029988B2 (en) | 2010-09-30 | 2013-01-17 | Through silicon via in n+ epitaxy wafers with reduced parasitic capacitance |
US14/632,531 Active US9748114B2 (en) | 2010-09-30 | 2015-02-26 | Method for forming through silicon via in N+ epitaxy wafers with reduced parasitic capacitance |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/743,882 Active 2030-12-20 US9029988B2 (en) | 2010-09-30 | 2013-01-17 | Through silicon via in n+ epitaxy wafers with reduced parasitic capacitance |
US14/632,531 Active US9748114B2 (en) | 2010-09-30 | 2015-02-26 | Method for forming through silicon via in N+ epitaxy wafers with reduced parasitic capacitance |
Country Status (1)
Country | Link |
---|---|
US (3) | US20120080802A1 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8492272B2 (en) * | 2011-07-29 | 2013-07-23 | International Business Machines Corporation | Passivated through wafer vias in low-doped semiconductor substrates |
CN103456683A (en) * | 2012-05-30 | 2013-12-18 | 三星电子株式会社 | Methods of forming a through via structure, image sensor and integrated circuit |
US20140054743A1 (en) * | 2012-08-24 | 2014-02-27 | Newport Fab, Llc Dba Jazz Semiconductor | Isolated Through Silicon Vias in RF Technologies |
US20140118059A1 (en) * | 2012-11-01 | 2014-05-01 | International Business Machines Corporation | Through-substrate via shielding |
US20140284690A1 (en) * | 2013-03-22 | 2014-09-25 | Kabushiki Kaisha Toshiba | Semiconductor device |
US8878369B2 (en) | 2011-08-15 | 2014-11-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Low power/high speed TSV interface design |
US20150061083A1 (en) * | 2013-09-03 | 2015-03-05 | Realtek Semiconductor Corp. | Metal trench de-noise structure and method for forming the same |
US20150200152A1 (en) * | 2014-01-16 | 2015-07-16 | Samsung Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
US9257322B2 (en) * | 2012-07-04 | 2016-02-09 | Industrial Technology Research Institute | Method for manufacturing through substrate via (TSV), structure and control method of TSV capacitance |
US9613864B2 (en) | 2014-10-15 | 2017-04-04 | Micron Technology, Inc. | Low capacitance interconnect structures and associated systems and methods |
US20170207169A1 (en) * | 2013-09-09 | 2017-07-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Backside Contacts for Integrated Circuit Devices |
US9847290B1 (en) * | 2016-12-12 | 2017-12-19 | Globalfoundries Inc. | Through-silicon via with improved substrate contact for reduced through-silicon via (TSV) capacitance variability |
USRE47709E1 (en) * | 2011-07-07 | 2019-11-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Forming grounded through-silicon vias in a semiconductor substrate |
CN111968954A (en) * | 2020-08-27 | 2020-11-20 | 武汉新芯集成电路制造有限公司 | Semiconductor device and method for manufacturing the same |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT1398204B1 (en) | 2010-02-16 | 2013-02-14 | St Microelectronics Srl | SYSTEM AND METHOD TO PERFORM THE ELECTRIC TEST OF THROUGH THE SILICON (TSV - THROUGH SILICON VIAS). |
KR102405745B1 (en) | 2015-08-05 | 2022-06-03 | 삼성전자주식회사 | Semiconductor device |
CN108028245A (en) * | 2015-09-23 | 2018-05-11 | 南洋理工大学 | Semiconductor devices and the method for forming it |
US9966318B1 (en) * | 2017-01-31 | 2018-05-08 | Stmicroelectronics S.R.L. | System for electrical testing of through silicon vias (TSVs) |
CN109300877B (en) * | 2018-08-27 | 2020-10-09 | 北京大学 | Through hole structure in semiconductor substrate and manufacturing method thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050199980A1 (en) * | 2004-03-09 | 2005-09-15 | Hirokazu Fujimaki | Semiconductor device and method of manufacturing same |
US20100224965A1 (en) * | 2009-03-09 | 2010-09-09 | Chien-Li Kuo | Through-silicon via structure and method for making the same |
US7871925B2 (en) * | 2006-09-30 | 2011-01-18 | Hynix Semiconductor Inc. | Stack package and method for manufacturing the same |
US8110900B2 (en) * | 2008-01-29 | 2012-02-07 | Renesas Electronics Corporation | Manufacturing process of semiconductor device and semiconductor device |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5858845A (en) | 1994-09-27 | 1999-01-12 | Micron Technology, Inc. | Electrically conductive substrate interconnect continuity region and method of forming same with an angled implant |
US5915167A (en) | 1997-04-04 | 1999-06-22 | Elm Technology Corporation | Three dimensional structure memory |
US6551857B2 (en) | 1997-04-04 | 2003-04-22 | Elm Technology Corporation | Three dimensional structure integrated circuits |
US6509240B2 (en) | 2000-05-15 | 2003-01-21 | International Rectifier Corporation | Angle implant process for cellular deep trench sidewall doping |
US7253477B2 (en) | 2005-02-15 | 2007-08-07 | Semiconductor Components Industries, L.L.C. | Semiconductor device edge termination structure |
US7679146B2 (en) | 2006-05-30 | 2010-03-16 | Semiconductor Components Industries, Llc | Semiconductor device having sub-surface trench charge compensation regions |
US7701057B1 (en) * | 2007-04-25 | 2010-04-20 | Xilinx, Inc. | Semiconductor device having structures for reducing substrate noise coupled from through die vias |
US7843064B2 (en) | 2007-12-21 | 2010-11-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and process for the formation of TSVs |
US7833895B2 (en) | 2008-05-12 | 2010-11-16 | Texas Instruments Incorporated | TSVS having chemically exposed TSV tips for integrated circuit devices |
US8334170B2 (en) | 2008-06-27 | 2012-12-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for stacking devices |
US8138036B2 (en) | 2008-08-08 | 2012-03-20 | International Business Machines Corporation | Through silicon via and method of fabricating same |
US8502338B2 (en) * | 2010-09-09 | 2013-08-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-substrate via waveguides |
-
2010
- 2010-09-30 US US12/894,218 patent/US20120080802A1/en not_active Abandoned
-
2013
- 2013-01-17 US US13/743,882 patent/US9029988B2/en active Active
-
2015
- 2015-02-26 US US14/632,531 patent/US9748114B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050199980A1 (en) * | 2004-03-09 | 2005-09-15 | Hirokazu Fujimaki | Semiconductor device and method of manufacturing same |
US7871925B2 (en) * | 2006-09-30 | 2011-01-18 | Hynix Semiconductor Inc. | Stack package and method for manufacturing the same |
US8110900B2 (en) * | 2008-01-29 | 2012-02-07 | Renesas Electronics Corporation | Manufacturing process of semiconductor device and semiconductor device |
US20100224965A1 (en) * | 2009-03-09 | 2010-09-09 | Chien-Li Kuo | Through-silicon via structure and method for making the same |
Cited By (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USRE47709E1 (en) * | 2011-07-07 | 2019-11-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Forming grounded through-silicon vias in a semiconductor substrate |
US8492272B2 (en) * | 2011-07-29 | 2013-07-23 | International Business Machines Corporation | Passivated through wafer vias in low-doped semiconductor substrates |
US8878369B2 (en) | 2011-08-15 | 2014-11-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Low power/high speed TSV interface design |
CN103456683A (en) * | 2012-05-30 | 2013-12-18 | 三星电子株式会社 | Methods of forming a through via structure, image sensor and integrated circuit |
US9257322B2 (en) * | 2012-07-04 | 2016-02-09 | Industrial Technology Research Institute | Method for manufacturing through substrate via (TSV), structure and control method of TSV capacitance |
US20140054743A1 (en) * | 2012-08-24 | 2014-02-27 | Newport Fab, Llc Dba Jazz Semiconductor | Isolated Through Silicon Vias in RF Technologies |
US9577035B2 (en) * | 2012-08-24 | 2017-02-21 | Newport Fab, Llc | Isolated through silicon vias in RF technologies |
US20140118059A1 (en) * | 2012-11-01 | 2014-05-01 | International Business Machines Corporation | Through-substrate via shielding |
US20150035589A1 (en) * | 2012-11-01 | 2015-02-05 | International Business Machines Corporation | Through-substrate via shielding |
US9070698B2 (en) * | 2012-11-01 | 2015-06-30 | International Business Machines Corporation | Through-substrate via shielding |
US9177923B2 (en) * | 2012-11-01 | 2015-11-03 | International Business Machines Corporation | Through-substrate via shielding |
CN103811440A (en) * | 2012-11-01 | 2014-05-21 | 国际商业机器公司 | Semiconductor apparatus and formation method thereof, and a semiconductor circuit and application method thereof |
JP2014187183A (en) * | 2013-03-22 | 2014-10-02 | Toshiba Corp | Semiconductor device |
US20140284690A1 (en) * | 2013-03-22 | 2014-09-25 | Kabushiki Kaisha Toshiba | Semiconductor device |
US9705009B2 (en) * | 2013-03-22 | 2017-07-11 | Kabushiki Kaisha Toshiba | Semiconductor device |
US9978638B2 (en) * | 2013-09-03 | 2018-05-22 | Realtek Semiconductor Corp. | Metal trench de-noise structure and method for forming the same |
US20150061083A1 (en) * | 2013-09-03 | 2015-03-05 | Realtek Semiconductor Corp. | Metal trench de-noise structure and method for forming the same |
US10083910B2 (en) * | 2013-09-09 | 2018-09-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Backside contacts for integrated circuit devices |
US20170207169A1 (en) * | 2013-09-09 | 2017-07-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Backside Contacts for Integrated Circuit Devices |
US9418915B2 (en) * | 2014-01-16 | 2016-08-16 | Samsung Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
US20150200152A1 (en) * | 2014-01-16 | 2015-07-16 | Samsung Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
US9911653B2 (en) | 2014-10-15 | 2018-03-06 | Micron Technology, Inc. | Low capacitance interconnect structures and associated systems and methods |
US9613864B2 (en) | 2014-10-15 | 2017-04-04 | Micron Technology, Inc. | Low capacitance interconnect structures and associated systems and methods |
CN108231737A (en) * | 2016-12-12 | 2018-06-29 | 格芯公司 | For reducing the silicon hole with improvement substrate contact of silicon hole capacitance variation |
TWI645531B (en) * | 2016-12-12 | 2018-12-21 | 格羅方德半導體公司 | Through-silicon via with improved substrate contact for reduced through-silicon via (tsv) capacitance variability |
US10446484B2 (en) * | 2016-12-12 | 2019-10-15 | Globalfoundries Inc. | Through-silicon via with improved substrate contact for reduced through-silicon via (TSV) capacitance variability |
US9847290B1 (en) * | 2016-12-12 | 2017-12-19 | Globalfoundries Inc. | Through-silicon via with improved substrate contact for reduced through-silicon via (TSV) capacitance variability |
CN108231737B (en) * | 2016-12-12 | 2021-05-04 | 格芯(美国)集成电路科技有限公司 | Through-silicon via with improved substrate contact for reducing through-silicon via capacitance variability |
CN111968954A (en) * | 2020-08-27 | 2020-11-20 | 武汉新芯集成电路制造有限公司 | Semiconductor device and method for manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
US20150179548A1 (en) | 2015-06-25 |
US9748114B2 (en) | 2017-08-29 |
US9029988B2 (en) | 2015-05-12 |
US20130127067A1 (en) | 2013-05-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9748114B2 (en) | Method for forming through silicon via in N+ epitaxy wafers with reduced parasitic capacitance | |
US9379177B2 (en) | Deep trench capacitor | |
US6133116A (en) | Methods of forming trench isolation regions having conductive shields therein | |
CN102804376B (en) | Charge protection device | |
US9748250B2 (en) | Deep trench sidewall etch stop | |
CN109564895B (en) | Double deep trench for high voltage isolation | |
TWI508297B (en) | Semiconductor structure including a semiconductor-on-insulator region and a bulk region, and method for the formation thereof | |
US8058158B2 (en) | Hybrid semiconductor substrate including semiconductor-on-insulator region and method of making the same | |
US8546268B2 (en) | Manufacturing integrated circuit components having multiple gate oxidations | |
US20120261804A1 (en) | Vertical substrate diode, method of manufacture and design structure | |
US6537888B2 (en) | Method for fabricating a semiconductor device reducing junction leakage current and narrow width effect | |
KR100420912B1 (en) | Trench field shield in trench isolation | |
US7608908B1 (en) | Robust deep trench isolation | |
US11594597B2 (en) | Selective polysilicon growth for deep trench polysilicon isolation structure | |
US7098102B2 (en) | Shallow trench isolation structure and dynamic random access memory, and fabricating methods thereof | |
US9263454B2 (en) | Semiconductor structure having buried conductive elements | |
CN107017166B (en) | Controlling epitaxial growth over eDRAM deep trenches and eDRAM so formed | |
US20030209776A1 (en) | Semiconductor device having an interconnect that electrically connects a conductive material and a doped layer, and a method of manufacture therefor | |
US6853048B1 (en) | Bipolar transistor having an isolation structure located under the base, emitter and collector and a method of manufacture thereof | |
US20170338232A1 (en) | Method of fabricating semiconductor device | |
JP2004356364A (en) | Semiconductor storage device | |
KR20050002069A (en) | Fabricating method of trench isolation with intrinsic semiconductor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHENG, KANGGUO;IYER, SUBRAMANIAN;KHAKIFIROOZ, ALI;AND OTHERS;SIGNING DATES FROM 20100914 TO 20100923;REEL/FRAME:025119/0850 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |