US20110215373A1 - System and method for manufacturing double epi n-type lateral diffusion metal oxide semiconductor transistors - Google Patents
System and method for manufacturing double epi n-type lateral diffusion metal oxide semiconductor transistors Download PDFInfo
- Publication number
- US20110215373A1 US20110215373A1 US13/108,709 US201113108709A US2011215373A1 US 20110215373 A1 US20110215373 A1 US 20110215373A1 US 201113108709 A US201113108709 A US 201113108709A US 2011215373 A1 US2011215373 A1 US 2011215373A1
- Authority
- US
- United States
- Prior art keywords
- type
- buried layer
- type buried
- metal oxide
- oxide semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000009792 diffusion process Methods 0.000 title claims abstract description 41
- 239000004065 semiconductor Substances 0.000 title claims abstract description 40
- 238000000034 method Methods 0.000 title claims abstract description 39
- 229910044991 metal oxide Inorganic materials 0.000 title claims abstract description 38
- 150000004706 metal oxides Chemical class 0.000 title claims abstract description 38
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 24
- 230000003071 parasitic effect Effects 0.000 claims abstract description 42
- 239000000758 substrate Substances 0.000 claims description 20
- 238000002955 isolation Methods 0.000 claims description 10
- 230000001939 inductive effect Effects 0.000 abstract description 3
- 230000003247 decreasing effect Effects 0.000 abstract description 2
- 230000000694 effects Effects 0.000 description 13
- 239000007943 implant Substances 0.000 description 9
- 210000000746 body region Anatomy 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- ALKWEXBKAHPJAQ-NAKRPEOUSA-N Asn-Leu-Asp-Asp Chemical compound NC(=O)C[C@H](N)C(=O)N[C@@H](CC(C)C)C(=O)N[C@@H](CC(O)=O)C(=O)N[C@@H](CC(O)=O)C(O)=O ALKWEXBKAHPJAQ-NAKRPEOUSA-N 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823456—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823493—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the wells or tubs, e.g. twin tubs, high energy well implants, buried implanted layers for lateral isolation [BILLI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0921—Means for preventing a bipolar, e.g. thyristor, action between the different transistor regions, e.g. Latchup prevention
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0928—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors comprising both N- and P- wells in the substrate, e.g. twin-tub
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0878—Impurity concentration or distribution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1087—Substrate region of field-effect devices of field-effect transistors with insulated gate characterised by the contact structure of the substrate region, e.g. for controlling or preventing bipolar effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66681—Lateral DMOS transistors, i.e. LDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/7817—Lateral DMOS transistors, i.e. LDMOS transistors structurally associated with at least one other device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
- H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
Definitions
- the present invention is generally directed to methods for manufacturing semiconductor devices and, in particular, to a system and method for manufacturing double epitaxial layer N-type lateral diffusion metal oxide semiconductor transistors.
- a DMOS transistor comprises a source region and a body region.
- the source region and the body region are simultaneously diffused so that the channel length of the DMOS transistor is defined by the difference between the two diffusion lengths.
- the double diffusion feature of the DMOS transistor permits a short channel region to be formed that can control large drain currents by the gate voltage of the DMOS transistor.
- a drift region is formed between the short channel and the drain of the DMOS transistor.
- DMOS transistors are categorized as either vertical DMOS (VDMOS) transistors or lateral DMOS (LDMOS) transistors depending upon the direction of the current path in the transistor.
- VDMOS vertical DMOS
- LDMOS lateral DMOS
- the source region and the drain region are located on approximately the same level of the transistor so that the direction of the current path is generally in a lateral direction.
- Undesirable modes of operation may occur in a DMOS transistor. These undesirable modes of operation are generally referred to as “parasitic” modes of operation. These parasitic modes of operation may take the form of an undesirable parasitic bipolar transistor that is formed within the structure of the DMOS transistor.
- parasitic modes of operation may take the form of an undesirable parasitic bipolar transistor that is formed within the structure of the DMOS transistor.
- N-type lateral DMOS device 100 is designed to be used for inductive full load or half bridge converters.
- the letters STI in FIG. 1 refer to and designate “shallow trench isolation” structures in the device 100 .
- the structure of device 100 forms a parasitic PNP bipolar transistor 110 on the high side of the device 100 and forms a parasitic NPN bipolar transistor 120 of the low side of the device 100 .
- the parasitic PNP bipolar transistor 110 is formed in the Ndrift region 130 between the P-type body 140 and the P-substrate 150 .
- the presence of this parasitic PNP bipolar transistor 110 can cause latch up problems in the operation of the N-type lateral DMOS device 100 .
- the parasitic NPN bipolar transistor 120 is formed in the P-substrate 150 between the Ndrift region 130 and the Nwell 160 .
- the presence of this parasitic NPN bipolar transistor 120 can also cause malfunctions in the operation of the N-type lateral DMOS device 100 .
- a heavily doped N-type buried layer 210 is formed between the Ndrift region 130 and the P-substrate 150 .
- the heavily doped N-type buried layer 210 forms the base of the parasitic PNP bipolar transistor 110 .
- a heavily doped N-type sinker 220 is provided from a shallow trench isolation (STI) structure down to the N-type buried layer 210 .
- the N-type sinker 220 separates the Ndrift region 130 from a P-type epitaxial layer 230 (P-EPI 230 ) as shown in FIG. 2 .
- the width of the N-type buried layer 210 is determined by the diffusion process. This means that it is not possible to simultaneously achieve a wide base width and a high doping concentration. This is illustrated in the structure 300 that is shown FIG. 3 .
- the width of the N-type buried layer 210 has a relatively small base width (designated with the numeral 310 in FIG. 3 ) then the peak doping profile is relatively high (designated with the numeral 320 in FIG. 3 ).
- the width of the N-type buried layer 210 has a relatively wide base width (designated with the numeral 330 in FIG. 3 ) then the peak doping profile is relatively low (designated with the numeral 340 in FIG. 3 ).
- This prior art approach has a significant limitation in that it is not possible to achieve both a wide base width and a high doping concentration at the same time.
- a heavily doped N-type guard ring 410 is formed in the P-Substrate 150 as shown in FIG. 4 .
- a P-type region 420 is also formed between the “shallow trench isolation” structures as shown in FIG. 4 .
- the P-type region 420 provides the base of the protection NPN bipolar transistor 430 .
- the Ndrift region 130 provides the emitter for the protection NPN bipolar transistor 430 and the N-type guard ring 410 provides the collector for the protection NPN bipolar transistor 430 .
- the N-type guard ring 410 reduces the amount of current that flows from the Nwell 160 .
- the parasitic NPN bipolar transistor 120 still exists. Therefore, there is still some current flowing from the Nwell 160 that contributes to the malfunction of the structure 400 that is shown in FIG. 4 .
- This prior art approach has a significant limitation in that it is not possible to completely stop the current that is due to the presence of the parasitic NPN bipolar transistor 120 .
- LDMOS lateral diffusion metal oxide semiconductor
- An advantageous embodiment of the invention comprises an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device that minimizes the effect of a parasitic PNP bipolar transistor within the LDMOS transistor device.
- This embodiment of the LDMOS transistor device comprises a first N-type buried layer and a second N-type buried layer. The use of two buried layers increases the effective base width of the parasitic PNP bipolar transistor without decreasing the peak doping concentration in the base of the PNP bipolar transistor. This minimizes the effect of the parasitic PNP bipolar transistor.
- Another advantageous of the invention comprises an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device that minimizes the effect of a parasitic NPN bipolar transistor within the LDMOS transistor device.
- This embodiment of the LDMOS transistor device comprises a first N-type buried layer.
- a second N-type buried layer is formed on a first portion of the first N-type buried layer and a P-type buried layer is formed on a second portion of the first N-type buried layer.
- a Pwell is also formed that extends down to the P-type buried layer.
- FIG. 1 is a schematic cross sectional view showing a prior art N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device with a parasitic PNP bipolar transistor and a parasitic NPN bipolar transistor;
- LDMOS low-mobility metal oxide semiconductor
- FIG. 2 is a schematic cross sectional view showing a prior art N-type buried layer designed to minimize the effect of a parasitic PNP bipolar transistor in the device shown in FIG. 1 ;
- FIG. 3 is a schematic cross sectional view showing two different base widths and associated doping profiles for the prior art N-type buried layer that is shown in FIG. 2 ;
- FIG. 4 is a schematic cross sectional view showing a prior art N-type guard ring designed to minimize the effect of a parasitic NPN bipolar transistor in the device shown in FIG. 1 ;
- FIG. 5 is a schematic cross sectional view showing an advantageous embodiment of an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device of the present invention that minimizes the effect of a parasitic PNP bipolar transistor;
- LDMOS lateral diffusion metal oxide semiconductor
- FIG. 6 is a schematic cross sectional view showing an advantageous embodiment of an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device of the present invention that minimizes the effect of a parasitic NPN bipolar transistor;
- LDMOS lateral diffusion metal oxide semiconductor
- FIGS. 7 through 11 illustrate sequential steps in the manufacture of an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device of the present invention in accordance with an advantageous embodiment of the method of the present invention
- FIG. 12 illustrates a flow chart showing the steps of an advantageous embodiment of the method of the present invention for manufacturing a high side DMOS device.
- FIG. 13 illustrates a flow chart showing the steps of an advantageous embodiment of the method of the present invention for manufacturing a low side DMOS device.
- FIGS. 5 through 13 and the various embodiments used to describe the principles of the present invention in this patent document are by way of illustration only and should not be construed in any way to limit the scope of the invention. Those skilled in the art will understand that the principles of the present invention may be implemented in any type of suitably arranged lateral diffusion metal oxide semiconductor (LDMOS) transistor device. To simplify the drawings the reference numerals from previous drawings will sometimes not be repeated for structures that have already been identified.
- LDMOS lateral diffusion metal oxide semiconductor
- the method of the present invention for manufacturing an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device creates two N-type buried layers and creates two epitaxial layers.
- LDMOS lateral diffusion metal oxide semiconductor
- FIG. 5 is a schematic cross sectional view showing an advantageous embodiment of an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device 500 of the present invention that minimizes an operation of a parasitic PNP bipolar transistor that is present in the LMDMOS transistor device 500 .
- Device 500 comprises a P-Substrate 510 .
- a first N-type buried layer 520 is formed on the P-Substrate 510 .
- a second N-type buried layer 530 is formed on the first N-type buried layer 520 .
- LDMOS lateral diffusion metal oxide semiconductor
- a heavily doped N-type sinker 540 is provided from a shallow trench isolation (STI) structure down to the second N-type buried layer 530 .
- the N-type sinker 540 separates the Ndrift region 550 from the second epitaxial layer (not shown in FIG. 5 ).
- the parasitic PNP bipolar transistor 560 extends from the P-type body 570 through the second N-type buried layer 530 and through the first N-type buried layer 520 down to the P-Substrate 510 .
- FIG. 5 shows that the peak doping profile for the first N-type buried layer 520 (designated with the numeral 580 in FIG. 5 ) is relatively high.
- FIG. 5 shows that the peak doping profile for the second N-type buried layer 530 (designated with the numeral 590 in FIG. 5 ) is also relatively high.
- the manufacturing method of the present invention provides both a relatively wide base width and a relatively high doping concentration for the base of the parasitic PNP bipolar transistor 560 .
- the combination of these features minimizes the beta of the parasitic PNP bipolar transistor 560 .
- FIG. 6 is a schematic cross sectional view showing an advantageous embodiment of an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device 600 of the present invention that minimizes an operation of a parasitic NPN bipolar transistor that is present in the LDMOS transistor device 600 .
- Device 600 comprises a P-Substrate 610 .
- a first N-type buried layer 615 is formed on the P-Substrate 610 .
- a P-type buried layer 620 and a second N-type buried layer 625 is formed on the first N-type buried layer 615 .
- a heavily doped N-type sinker 630 is provided that extends from an N-type region 635 down to the second N-type buried layer 625 .
- a Pwell 640 is provided from a P-type region 645 down to the P-type buried layer 620 .
- a protection NPN bipolar transistor 650 is formed having (1) a collector connected to the first N-type buried layer 615 and (2) a base connected to the Pwell 640 and (3) an emitter connected to the Ndrift region 655 through the first N-type buried layer 615 and through the P-type buried layer 620 .
- the parasitic NPN bipolar transistor that would otherwise be connected to Nwell 660 is completely removed.
- the N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device 500 that is shown in FIG. 5 represents a high side LDMOS transistor device.
- the N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device 600 that is shown in FIG. 6 represents a low side LDMOS transistor device.
- FIGS. 7 through 11 illustrate sequential steps in the manufacture of an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device of the present invention in accordance with an advantageous embodiment of the method of the present invention.
- LDMOS lateral diffusion metal oxide semiconductor
- a P-Substrate 710 is formed in the first step of the manufacturing method.
- a high side DMOS structure will be formed on the left side of FIG. 7 and a low side DMOS structure will be formed on the right side of FIG. 7 .
- a first N-type buried layer mask and implant procedure (and buried layer drive in procedure) is performed to form the first N-type buried layer 720 .
- the first epitaxial layer 730 (1 st EPI 730 ) is formed. The result of these steps is shown in FIG. 7 .
- a second N-type buried layer mask and implant procedure (and buried layer drive in procedure) is performed to form the second N-type buried layer 810 .
- a P-type buried layer mask and implant procedure (and buried layer drive in procedure) is performed to form the P-type buried layer 820 .
- the second epitaxial layer 830 (2 nd EPI 830 ) is formed. The result of these steps is shown in FIG. 8 .
- N-type sinker mask and implant procedure is performed to form N-type sinker 910 through the second epitaxial layer 830 down to the second N-type buried layer 810 .
- an Ndrift mask and implant procedure (and drive in procedure) is performed to form the Ndrift region 920 down to the second N-type buried layer 810 .
- the result of these steps is shown in FIG. 9 .
- STI shallow trench isolation
- a gate deposit procedure and a gate mask and etch procedure is performed to form gate 1110 and gate 1120 .
- a mask and implant procedure is performed to form P-type body 1130 and to form P-type body 1140 .
- an NLDD and PLDD mask and implant procedure is performed and an N+ and P+ mask and implant procedure is performed to form the N+ and P+ regions (not numbered in FIG. 11 ).
- an anneal process is performed and a metallization process is performed to complete the manufacturing process. The final result of the manufacturing process is shown in FIG. 11 .
- FIGS. 7 through 11 illustrates how to simultaneously manufacture a high side DMOS device and a low side DMOS device of the present invention. It is also possible to separately manufacture the high side DMOS device and the low side DMOS device of the present invention. This is shown in FIG. 12 and in FIG. 13 .
- FIG. 12 illustrates a flow chart 1200 showing the steps of an advantageous embodiment of the method of the invention for manufacturing a high side DMOS device.
- an underlying P-substrate 710 is provided (step 1210 ).
- a first N-type buried layer 720 is formed on the P-substrate 710 (step 1215 ).
- a first epitaxial layer 730 is formed on the first N-type buried layer 720 (step 1220 ).
- a second N-type buried layer 810 is formed on the first N-type buried layer 720 (step 1225 ).
- a second epitaxial layer 830 is formed on the second N-type buried layer 810 (step 1230 ).
- an N-type sinker 910 is formed through the second epitaxial layer 830 down to the second N-type buried layer 810 (step 1235 ).
- an Ndrift region 920 is formed down to the second N-type buried layer 810 (step 1240 ).
- step 1245 shallow trench isolation regions are formed over the N-type sinker 910 and over the Ndrift region 920 (step 1245 ). Then a gate structure 1110 is formed over the Ndrift region 920 (step 1250 ). Then a P-type body 1130 is formed in the Ndrift region 920 (step 1255 ). Then N+ and P+ regions are formed to form the source and drain regions for the high side DMOS device (step 1260 ).
- FIG. 13 illustrates a flow chart 1300 showing the steps of an advantageous embodiment of the method of the invention for manufacturing a low side DMOS device.
- an underlying P-substrate 710 is provided (step 1310 ).
- a first N-type buried layer 720 is formed on the P-substrate 710 (step 1315 ).
- a first epitaxial layer 730 is formed on the first N-type buried layer 720 (step 1320 ).
- a second N-type buried layer 810 is formed on a first portion of the first N-type buried layer 720 and a P-type buried layer 820 is formed on a second portion of the first N-type buried layer 720 (step 1325 ).
- a second epitaxial layer 830 is formed on the second N-type buried layer 810 and on the P-type buried layer 820 (step 1330 ).
- an N-type sinker 910 is formed through the second epitaxial layer 830 down to the second N-type buried layer 810 (step 1335 ).
- an Ndrift region 920 and a Pwell region 1010 are formed down to the P-type buried layer 820 (step 1340 ).
- shallow trench isolation regions are formed over the N-type sinker 910 and over the Ndrift region 920 and over the Pwell 1010 (step 1345 ).
- a gate structure 1120 is formed over the Ndrift region 920 (step 1350 ).
- a P-type body 1140 is formed in the Ndrift region 920 (step 1355 ).
- N+ and P+ regions are formed to form the source and drain regions for the low side DMOS device (step 1360 ).
Abstract
A system and a method are disclosed for manufacturing double epitaxial layer N-type lateral diffusion metal oxide semiconductor transistors. In one embodiment two N-type buried layers are used to minimize the operation of a parasitic PNP bipolar transistor. The use of two N-type buried layers increases the base width of the parasitic PNP bipolar transistor without significantly decreasing the peak doping profiles in the two N-type buried layers. In one embodiment two N-type buried layers and one P-type buried layer are used to form a protection NPN bipolar transistor that minimizes the operation of parasitic NPN bipolar transistor. The N-type lateral diffusion metal oxide semiconductor transistors of the invention are useful in inductive full load or half bridge converter circuits that drive very high current.
Description
- The present invention is generally directed to methods for manufacturing semiconductor devices and, in particular, to a system and method for manufacturing double epitaxial layer N-type lateral diffusion metal oxide semiconductor transistors.
- In the semiconductor manufacturing industry diffusion metal oxide semiconductor (DMOS) transistors are commonly used in power integrated circuits. A DMOS transistor comprises a source region and a body region. During the manufacture of a DMOS transistor the source region and the body region are simultaneously diffused so that the channel length of the DMOS transistor is defined by the difference between the two diffusion lengths. The double diffusion feature of the DMOS transistor permits a short channel region to be formed that can control large drain currents by the gate voltage of the DMOS transistor. In a DMOS transistor a drift region is formed between the short channel and the drain of the DMOS transistor.
- DMOS transistors are categorized as either vertical DMOS (VDMOS) transistors or lateral DMOS (LDMOS) transistors depending upon the direction of the current path in the transistor. In a lateral DMOS transistor the source region and the drain region are located on approximately the same level of the transistor so that the direction of the current path is generally in a lateral direction.
- Undesirable modes of operation may occur in a DMOS transistor. These undesirable modes of operation are generally referred to as “parasitic” modes of operation. These parasitic modes of operation may take the form of an undesirable parasitic bipolar transistor that is formed within the structure of the DMOS transistor. For example, consider the prior art N-type
lateral DMOS device 100 that is shown inFIG. 1 . N-typelateral DMOS device 100 is designed to be used for inductive full load or half bridge converters. The letters STI inFIG. 1 refer to and designate “shallow trench isolation” structures in thedevice 100. As shown inFIG. 1 , the structure ofdevice 100 forms a parasitic PNPbipolar transistor 110 on the high side of thedevice 100 and forms a parasitic NPNbipolar transistor 120 of the low side of thedevice 100. - The parasitic PNP
bipolar transistor 110 is formed in theNdrift region 130 between the P-type body 140 and the P-substrate 150. The presence of this parasitic PNPbipolar transistor 110 can cause latch up problems in the operation of the N-typelateral DMOS device 100. - The parasitic NPN
bipolar transistor 120 is formed in the P-substrate 150 between theNdrift region 130 and the Nwell 160. The presence of this parasitic NPNbipolar transistor 120 can also cause malfunctions in the operation of the N-typelateral DMOS device 100. - One prior art approach to reducing the effect of the presence of the parasitic PNP
bipolar transistor 110 is shown in thestructure 200 that is shown inFIG. 2 . A heavily doped N-type buriedlayer 210 is formed between theNdrift region 130 and the P-substrate 150. The heavily doped N-type buriedlayer 210 forms the base of the parasitic PNPbipolar transistor 110. A heavily doped N-type sinker 220 is provided from a shallow trench isolation (STI) structure down to the N-type buriedlayer 210. The N-type sinker 220 separates theNdrift region 130 from a P-type epitaxial layer 230 (P-EPI 230) as shown inFIG. 2 . - In order to minimize the beta of the parasitic PNP
bipolar transistor 110 it is necessary to have a wide base width and a high doping concentration. However, the width of the N-type buriedlayer 210 is determined by the diffusion process. This means that it is not possible to simultaneously achieve a wide base width and a high doping concentration. This is illustrated in the structure 300 that is shownFIG. 3 . When the width of the N-type buriedlayer 210 has a relatively small base width (designated with thenumeral 310 inFIG. 3 ) then the peak doping profile is relatively high (designated with thenumeral 320 inFIG. 3 ). When the width of the N-type buriedlayer 210 has a relatively wide base width (designated with thenumeral 330 inFIG. 3 ) then the peak doping profile is relatively low (designated with thenumeral 340 inFIG. 3 ). This prior art approach has a significant limitation in that it is not possible to achieve both a wide base width and a high doping concentration at the same time. - One prior art approach to reducing the effect of the presence of the parasitic NPN
bipolar transistor 120 is shown in thestructure 400 that is shown inFIG. 4 . A heavily doped N-type guard ring 410 is formed in the P-Substrate 150 as shown inFIG. 4 . A P-type region 420 is also formed between the “shallow trench isolation” structures as shown inFIG. 4 . - This causes a protection NPN
bipolar transistor 430 to be formed between theNdrift region 130 and N-type guard ring 410. The P-type region 420 provides the base of the protection NPNbipolar transistor 430. The Ndriftregion 130 provides the emitter for the protection NPNbipolar transistor 430 and the N-type guard ring 410 provides the collector for the protection NPNbipolar transistor 430. - As the collector of the protection NPN
bipolar transistor 430 the N-type guard ring 410 reduces the amount of current that flows from the Nwell 160. However, in spite of the helpful effect of the presence of the protection NPNbipolar transistor 430, the parasitic NPNbipolar transistor 120 still exists. Therefore, there is still some current flowing from the Nwell 160 that contributes to the malfunction of thestructure 400 that is shown inFIG. 4 . This prior art approach has a significant limitation in that it is not possible to completely stop the current that is due to the presence of the parasitic NPNbipolar transistor 120. - Therefore, there is a need in the art for a system and method that is capable of manufacturing lateral diffusion metal oxide semiconductor (LDMOS) transistors that reduces and minimizes the effect of parasitic bipolar transistors within the lateral diffusion metal oxide semiconductor (LDMOS) transistors.
- To address the above-discussed deficiencies of the prior art, it is a primary object of the present invention to provide a manufacturing method that reduces and minimizes the effect of parasitic bipolar transistors within lateral diffusion metal oxide semiconductor (LDMOS) transistors.
- An advantageous embodiment of the invention comprises an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device that minimizes the effect of a parasitic PNP bipolar transistor within the LDMOS transistor device. This embodiment of the LDMOS transistor device comprises a first N-type buried layer and a second N-type buried layer. The use of two buried layers increases the effective base width of the parasitic PNP bipolar transistor without decreasing the peak doping concentration in the base of the PNP bipolar transistor. This minimizes the effect of the parasitic PNP bipolar transistor.
- Another advantageous of the invention comprises an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device that minimizes the effect of a parasitic NPN bipolar transistor within the LDMOS transistor device. This embodiment of the LDMOS transistor device comprises a first N-type buried layer. A second N-type buried layer is formed on a first portion of the first N-type buried layer and a P-type buried layer is formed on a second portion of the first N-type buried layer. A Pwell is also formed that extends down to the P-type buried layer. These structures form a protection PNP bipolar transistor that minimizes the effect of the parasitic NPN bipolar transistor.
- The foregoing has outlined rather broadly the features and technical advantages of the present invention so that those skilled in the art may better understand the detailed description of the invention that follows. Additional features and advantages of the invention will be described hereinafter that form the subject of the claims of the invention. Those skilled in the art should appreciate that they may readily use the conception and the specific embodiment disclosed as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the invention in its broadest form.
- Before undertaking the Detailed Description of the Invention below, it may be advantageous to set forth definitions of certain words and phrases used throughout this patent document: the terms “include” and “comprise,” as well as derivatives thereof, mean inclusion without limitation; the term “or,” is inclusive, meaning and/or; the phrases “associated with” and “associated therewith,” as well as derivatives thereof, may mean to include, be included within, interconnect with, contain, be contained within, connect to or with, couple to or with, be communicable with, cooperate with, interleave, juxtapose, be proximate to, be bound to or with, have, have a property of, or the like. Definitions for certain words and phrases are provided throughout this patent document, those of ordinary skill in the art should understand that in many, if not most instances, such definitions apply to prior uses, as well as future uses, of such defined words and phrases.
- For a more complete understanding of the present invention and its advantages, reference is now made to the following description taken in conjunction with the accompanying drawings, in which like reference numerals represent like parts:
-
FIG. 1 is a schematic cross sectional view showing a prior art N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device with a parasitic PNP bipolar transistor and a parasitic NPN bipolar transistor; -
FIG. 2 is a schematic cross sectional view showing a prior art N-type buried layer designed to minimize the effect of a parasitic PNP bipolar transistor in the device shown inFIG. 1 ; -
FIG. 3 is a schematic cross sectional view showing two different base widths and associated doping profiles for the prior art N-type buried layer that is shown inFIG. 2 ; -
FIG. 4 is a schematic cross sectional view showing a prior art N-type guard ring designed to minimize the effect of a parasitic NPN bipolar transistor in the device shown inFIG. 1 ; -
FIG. 5 is a schematic cross sectional view showing an advantageous embodiment of an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device of the present invention that minimizes the effect of a parasitic PNP bipolar transistor; -
FIG. 6 is a schematic cross sectional view showing an advantageous embodiment of an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device of the present invention that minimizes the effect of a parasitic NPN bipolar transistor; -
FIGS. 7 through 11 illustrate sequential steps in the manufacture of an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device of the present invention in accordance with an advantageous embodiment of the method of the present invention; -
FIG. 12 illustrates a flow chart showing the steps of an advantageous embodiment of the method of the present invention for manufacturing a high side DMOS device; and -
FIG. 13 illustrates a flow chart showing the steps of an advantageous embodiment of the method of the present invention for manufacturing a low side DMOS device. -
FIGS. 5 through 13 and the various embodiments used to describe the principles of the present invention in this patent document are by way of illustration only and should not be construed in any way to limit the scope of the invention. Those skilled in the art will understand that the principles of the present invention may be implemented in any type of suitably arranged lateral diffusion metal oxide semiconductor (LDMOS) transistor device. To simplify the drawings the reference numerals from previous drawings will sometimes not be repeated for structures that have already been identified. - The method of the present invention for manufacturing an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device creates two N-type buried layers and creates two epitaxial layers. The method of manufacture will be described in more detail later in this patent document.
-
FIG. 5 is a schematic cross sectional view showing an advantageous embodiment of an N-type lateral diffusion metal oxide semiconductor (LDMOS)transistor device 500 of the present invention that minimizes an operation of a parasitic PNP bipolar transistor that is present in theLMDMOS transistor device 500.Device 500 comprises a P-Substrate 510. A first N-type buriedlayer 520 is formed on the P-Substrate 510. A second N-type buriedlayer 530 is formed on the first N-type buriedlayer 520. - A heavily doped N-
type sinker 540 is provided from a shallow trench isolation (STI) structure down to the second N-type buriedlayer 530. The N-type sinker 540 separates theNdrift region 550 from the second epitaxial layer (not shown inFIG. 5 ). The parasitic PNPbipolar transistor 560 extends from the P-type body 570 through the second N-type buriedlayer 530 and through the first N-type buriedlayer 520 down to the P-Substrate 510. - The use of two N-type buried layers (520 and 530) increases the effective base width without sacrificing the peak doping concentration.
FIG. 5 shows that the peak doping profile for the first N-type buried layer 520 (designated with the numeral 580 inFIG. 5 ) is relatively high.FIG. 5 shows that the peak doping profile for the second N-type buried layer 530 (designated with the numeral 590 inFIG. 5 ) is also relatively high. - The manufacturing method of the present invention provides both a relatively wide base width and a relatively high doping concentration for the base of the parasitic PNP
bipolar transistor 560. The combination of these features minimizes the beta of the parasitic PNPbipolar transistor 560. -
FIG. 6 is a schematic cross sectional view showing an advantageous embodiment of an N-type lateral diffusion metal oxide semiconductor (LDMOS)transistor device 600 of the present invention that minimizes an operation of a parasitic NPN bipolar transistor that is present in theLDMOS transistor device 600.Device 600 comprises a P-Substrate 610. A first N-type buriedlayer 615 is formed on the P-Substrate 610. A P-type buriedlayer 620 and a second N-type buriedlayer 625 is formed on the first N-type buriedlayer 615. - A heavily doped N-
type sinker 630 is provided that extends from an N-type region 635 down to the second N-type buriedlayer 625. APwell 640 is provided from a P-type region 645 down to the P-type buriedlayer 620. A protection NPNbipolar transistor 650 is formed having (1) a collector connected to the first N-type buriedlayer 615 and (2) a base connected to thePwell 640 and (3) an emitter connected to theNdrift region 655 through the first N-type buriedlayer 615 and through the P-type buriedlayer 620. The parasitic NPN bipolar transistor that would otherwise be connected toNwell 660 is completely removed. - The N-type lateral diffusion metal oxide semiconductor (LDMOS)
transistor device 500 that is shown inFIG. 5 represents a high side LDMOS transistor device. The N-type lateral diffusion metal oxide semiconductor (LDMOS)transistor device 600 that is shown inFIG. 6 represents a low side LDMOS transistor device. These devices provide efficient an LDMOS structure for inductive full load or half bridge converter circuits driving very high current. -
FIGS. 7 through 11 illustrate sequential steps in the manufacture of an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device of the present invention in accordance with an advantageous embodiment of the method of the present invention. - A P-
Substrate 710 is formed in the first step of the manufacturing method. A high side DMOS structure will be formed on the left side ofFIG. 7 and a low side DMOS structure will be formed on the right side ofFIG. 7 . Then a first N-type buried layer mask and implant procedure (and buried layer drive in procedure) is performed to form the first N-type buriedlayer 720. Then the first epitaxial layer 730 (1st EPI 730) is formed. The result of these steps is shown inFIG. 7 . - In the next step a second N-type buried layer mask and implant procedure (and buried layer drive in procedure) is performed to form the second N-type buried
layer 810. Then a P-type buried layer mask and implant procedure (and buried layer drive in procedure) is performed to form the P-type buriedlayer 820. Then the second epitaxial layer 830 (2nd EPI 830) is formed. The result of these steps is shown inFIG. 8 . - Then an N-type sinker mask and implant procedure is performed to form N-
type sinker 910 through thesecond epitaxial layer 830 down to the second N-type buriedlayer 810. Then an Ndrift mask and implant procedure (and drive in procedure) is performed to form theNdrift region 920 down to the second N-type buriedlayer 810. The result of these steps is shown inFIG. 9 . - Then a conventional composite (STI) process is used to form shallow trench isolation (STI) regions as shown in
FIG. 10 . Then a Pwell mask and implant procedure is performed to form thePwell region 1010. The result of these steps is shown inFIG. 10 . - Then a gate deposit procedure and a gate mask and etch procedure is performed to form
gate 1110 andgate 1120. Next a mask and implant procedure is performed to form P-type body 1130 and to form P-type body 1140. Then an NLDD and PLDD mask and implant procedure is performed and an N+ and P+ mask and implant procedure is performed to form the N+ and P+ regions (not numbered inFIG. 11 ). Then an anneal process is performed and a metallization process is performed to complete the manufacturing process. The final result of the manufacturing process is shown inFIG. 11 . - The manufacturing process described with reference to
FIGS. 7 through 11 illustrates how to simultaneously manufacture a high side DMOS device and a low side DMOS device of the present invention. It is also possible to separately manufacture the high side DMOS device and the low side DMOS device of the present invention. This is shown inFIG. 12 and inFIG. 13 . -
FIG. 12 illustrates aflow chart 1200 showing the steps of an advantageous embodiment of the method of the invention for manufacturing a high side DMOS device. In the first step of themethod 1200 an underlying P-substrate 710 is provided (step 1210). Then a first N-type buriedlayer 720 is formed on the P-substrate 710 (step 1215). Then afirst epitaxial layer 730 is formed on the first N-type buried layer 720 (step 1220). - Then a second N-type buried
layer 810 is formed on the first N-type buried layer 720 (step 1225). Then asecond epitaxial layer 830 is formed on the second N-type buried layer 810 (step 1230). Then an N-type sinker 910 is formed through thesecond epitaxial layer 830 down to the second N-type buried layer 810 (step 1235). Then anNdrift region 920 is formed down to the second N-type buried layer 810 (step 1240). - Then shallow trench isolation regions are formed over the N-
type sinker 910 and over the Ndrift region 920 (step 1245). Then agate structure 1110 is formed over the Ndrift region 920 (step 1250). Then a P-type body 1130 is formed in the Ndrift region 920 (step 1255). Then N+ and P+ regions are formed to form the source and drain regions for the high side DMOS device (step 1260). -
FIG. 13 illustrates aflow chart 1300 showing the steps of an advantageous embodiment of the method of the invention for manufacturing a low side DMOS device. In the first step of themethod 1300 an underlying P-substrate 710 is provided (step 1310). Then a first N-type buriedlayer 720 is formed on the P-substrate 710 (step 1315). Then afirst epitaxial layer 730 is formed on the first N-type buried layer 720 (step 1320). - Then a second N-type buried
layer 810 is formed on a first portion of the first N-type buriedlayer 720 and a P-type buriedlayer 820 is formed on a second portion of the first N-type buried layer 720 (step 1325). Then asecond epitaxial layer 830 is formed on the second N-type buriedlayer 810 and on the P-type buried layer 820 (step 1330). Then an N-type sinker 910 is formed through thesecond epitaxial layer 830 down to the second N-type buried layer 810 (step 1335). Then anNdrift region 920 and aPwell region 1010 are formed down to the P-type buried layer 820 (step 1340). - Then shallow trench isolation regions are formed over the N-
type sinker 910 and over theNdrift region 920 and over the Pwell 1010 (step 1345). Then agate structure 1120 is formed over the Ndrift region 920 (step 1350). Then a P-type body 1140 is formed in the Ndrift region 920 (step 1355). Then N+ and P+ regions are formed to form the source and drain regions for the low side DMOS device (step 1360). - Although the present invention has been described with an exemplary embodiment, various changes and modifications may be suggested to one skilled in the art. It is intended that the present invention encompass such changes and modifications as fall within the scope of the appended claims.
Claims (16)
1. A method for manufacturing an N-type lateral diffusion metal oxide semiconductor transistor, wherein the method comprises the steps of:
forming a P-type substrate;
forming a first N-type buried layer on the P-type substrate;
forming a first epitaxial layer on the first N-type buried layer;
forming a second N-type buried layer on the first N-type buried layer;
forming a second epitaxial layer on the second N-type buried layer.
2. The method as set forth in claim 1 further comprising the steps of
forming an N-type sinker through the second epitaxial layer down to the second N-type buried layer;
forming an Ndrift region in the second epitaxial layer down to the second N-type buried layer; and
forming shallow trench isolation regions over the N-type sinker and over the Ndrift region.
3. The method as set forth in claim 2 further comprising the steps of
forming a gate structure over the Ndrift region; and
forming a P-type body in the Ndrift region; and
forming a source region in the P-type body; and
forming a drain region in the Ndrift region.
4. The method as set forth in claim 3 wherein a combined width of the first N-type buried layer and of the second N-type buried layer minimizes an operation of a parasitic NPN bipolar transistor in the N-type lateral diffusion metal oxide semiconductor transistor.
5. The method as set forth in claim 3 wherein a peak doping profile of the first N-type buried layer and a peak doping profile of the second N-type buried layer minimize an operation of a parasitic NPN bipolar transistor in the N-type lateral diffusion metal oxide semiconductor transistor.
6. An N-type lateral diffusion metal oxide semiconductor transistor comprising:
a P-type substrate;
a first N-type buried layer on the P-type substrate;
a first epitaxial layer on the first N-type buried layer;
a second N-type buried layer on the first N-type buried layer; and
a second epitaxial layer on the second N-type buried layer.
7. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 6 further comprising:
an N-type sinker through the second epitaxial layer down to the second N-type buried layer;
an Ndrift region in the second epitaxial layer down to the second N-type buried layer; and
shallow trench isolation regions over the N-type sinker and over the Ndrift region.
8. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 7 further comprising:
a gate structure over the Ndrift region; and
a P-type body in the Ndrift region; and
a source region in the P-type body; and
a drain region in the Ndrift region.
9. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 8 wherein a combined width of the first N-type buried layer and of the second N-type buried layer minimizes an operation of a parasitic NPN bipolar transistor in the N-type lateral diffusion metal oxide semiconductor transistor.
10. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 8 wherein a peak doping profile of the first N-type buried layer and a peak doping profile of the second N-type buried layer minimize an operation of a parasitic NPN bipolar transistor in the N-type lateral diffusion metal oxide semiconductor transistor.
11.-15. (canceled)
16. An N-type lateral diffusion metal oxide semiconductor transistor comprising:
a P-type substrate;
a first N-type buried layer on the P-type substrate;
a first epitaxial layer on the first N-type buried layer;
a second N-type buried layer on a first portion of the first N-type buried layer;
a P-type buried layer on a second portion of the first N-type buried layer; and
a second epitaxial layer on the second N-type buried layer and on the P-type buried layer.
17. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 16 further comprising:
an N-type sinker through the second epitaxial layer down to the second N-type buried layer;
an Ndrift region in the second epitaxial layer that extends down to the P-type buried layer;
a P well region in the second epitaxial layer that extends down to the P-type buried layer; and
shallow trench isolation regions over the N-type sinker and over the Ndrift region and over the P well region.
18. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 17 further comprising:
a gate structure over the Ndrift region; and
a P-type body in the Ndrift region; and
a source region in the P-type body; and
a drain region in the Ndrift region.
19. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 18 wherein a protection NPN bipolar transistor is formed within the N-type lateral diffusion metal oxide semiconductor transistor that minimizes an operation of a parasitic NPN bipolar transistor within the N-type lateral diffusion metal oxide semiconductor transistor.
20. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 19 wherein
a collector of the protection NPN bipolar transistor is connected to the first N-type buried layer;
a base of the protection NPN bipolar transistor is connected to the P well region; and
an emitter of the protection NPN bipolar transistor is connected to the Ndrift region through the first N-type buried layer and through the P-type buried layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/108,709 US20110215373A1 (en) | 2007-11-21 | 2011-05-16 | System and method for manufacturing double epi n-type lateral diffusion metal oxide semiconductor transistors |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/986,498 US7960222B1 (en) | 2007-11-21 | 2007-11-21 | System and method for manufacturing double EPI N-type lateral diffusion metal oxide semiconductor transistors |
US13/108,709 US20110215373A1 (en) | 2007-11-21 | 2011-05-16 | System and method for manufacturing double epi n-type lateral diffusion metal oxide semiconductor transistors |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/986,498 Division US7960222B1 (en) | 2007-11-21 | 2007-11-21 | System and method for manufacturing double EPI N-type lateral diffusion metal oxide semiconductor transistors |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110215373A1 true US20110215373A1 (en) | 2011-09-08 |
Family
ID=44121880
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/986,498 Active 2029-04-22 US7960222B1 (en) | 2007-11-21 | 2007-11-21 | System and method for manufacturing double EPI N-type lateral diffusion metal oxide semiconductor transistors |
US13/108,709 Abandoned US20110215373A1 (en) | 2007-11-21 | 2011-05-16 | System and method for manufacturing double epi n-type lateral diffusion metal oxide semiconductor transistors |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/986,498 Active 2029-04-22 US7960222B1 (en) | 2007-11-21 | 2007-11-21 | System and method for manufacturing double EPI N-type lateral diffusion metal oxide semiconductor transistors |
Country Status (1)
Country | Link |
---|---|
US (2) | US7960222B1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170098643A1 (en) * | 2015-10-01 | 2017-04-06 | Texas Instruments Incorporated | High voltage bipolar structure for improved pulse width scalability |
CN107004716A (en) * | 2015-06-17 | 2017-08-01 | 富士电机株式会社 | Semiconductor device |
US20220244307A1 (en) * | 2021-02-03 | 2022-08-04 | Changxin Memory Technologies, Inc. | Integrated circuit latch-up test structure |
US11515415B2 (en) * | 2019-11-15 | 2022-11-29 | Stmicroelectronics (Crolles 2) Sas | Integrated circuit comprising an NLDMOS transistor |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102971855B (en) * | 2010-06-21 | 2016-02-24 | 瑞萨电子株式会社 | Semiconductor device and manufacture method thereof |
CN102522428B (en) * | 2011-12-21 | 2014-12-17 | 成都成电硅海科技股份有限公司 | High-voltage LDMOS (laterally diffused metal oxide semiconductor) structure |
US9660074B2 (en) * | 2014-08-07 | 2017-05-23 | Texas Instruments Incorporated | Methods and apparatus for LDMOS devices with cascaded RESURF implants and double buffers |
TWI613712B (en) * | 2016-12-23 | 2018-02-01 | 新唐科技股份有限公司 | Semiconductor device and method of fabricating the same |
CN110120414B (en) | 2018-02-07 | 2022-05-24 | 联华电子股份有限公司 | Transistor structure |
TWI654756B (en) * | 2018-04-25 | 2019-03-21 | 新唐科技股份有限公司 | High voltage semiconductor device |
US11152505B2 (en) * | 2018-06-28 | 2021-10-19 | Texas Instruments Incorporated | Drain extended transistor |
TWI665802B (en) * | 2018-08-08 | 2019-07-11 | 立錡科技股份有限公司 | High voltage device and manufacturing method thereof |
EP3748698A1 (en) * | 2019-06-03 | 2020-12-09 | Ams Ag | Semiconductor body, avalanche photodiode and method for fabricating a semiconductor body |
US11552190B2 (en) | 2019-12-12 | 2023-01-10 | Analog Devices International Unlimited Company | High voltage double-diffused metal oxide semiconductor transistor with isolated parasitic bipolar junction transistor region |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5585294A (en) * | 1994-10-14 | 1996-12-17 | Texas Instruments Incorporated | Method of fabricating lateral double diffused MOS (LDMOS) transistors |
US5899714A (en) * | 1994-08-18 | 1999-05-04 | National Semiconductor Corporation | Fabrication of semiconductor structure having two levels of buried regions |
US6084254A (en) * | 1997-06-30 | 2000-07-04 | Hyundai Electronics Industries Co., Ltd. | Lateral bipolar mode field effect transistor |
US20010015459A1 (en) * | 1999-12-27 | 2001-08-23 | Kiminori Watanabe | Lateral high-breakdown-voltage transistor |
US6420771B2 (en) * | 1999-04-19 | 2002-07-16 | National Semiconductor Corporation | Trench isolated bipolar transistor structure integrated with CMOS technology |
US6607960B2 (en) * | 2000-04-10 | 2003-08-19 | Stmicroelectronics S.A. | Bipolar transistor manufacturing method |
US6693339B1 (en) * | 2003-03-14 | 2004-02-17 | Motorola, Inc. | Semiconductor component and method of manufacturing same |
US6902967B2 (en) * | 2001-10-12 | 2005-06-07 | Intersil Americas Inc. | Integrated circuit with a MOS structure having reduced parasitic bipolar transistor action |
US6958515B2 (en) * | 2000-12-31 | 2005-10-25 | Texas Instruments Incorporated | N-channel LDMOS with buried p-type region to prevent parasitic bipolar effects |
US20060141714A1 (en) * | 2004-12-29 | 2006-06-29 | Dongbuanam Semiconductor Inc. | Method for manufacturing a semiconductor device |
US7205630B2 (en) * | 2004-07-12 | 2007-04-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for a semiconductor device having low and high voltage transistors |
US7265416B2 (en) * | 2002-02-23 | 2007-09-04 | Fairchild Korea Semiconductor Ltd. | High breakdown voltage low on-resistance lateral DMOS transistor |
US20080093641A1 (en) * | 2005-11-02 | 2008-04-24 | Adrianus Willem Ludikhuize | Method of manufacturing a multi-path lateral high-voltage field effect transistor |
-
2007
- 2007-11-21 US US11/986,498 patent/US7960222B1/en active Active
-
2011
- 2011-05-16 US US13/108,709 patent/US20110215373A1/en not_active Abandoned
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5899714A (en) * | 1994-08-18 | 1999-05-04 | National Semiconductor Corporation | Fabrication of semiconductor structure having two levels of buried regions |
US5585294A (en) * | 1994-10-14 | 1996-12-17 | Texas Instruments Incorporated | Method of fabricating lateral double diffused MOS (LDMOS) transistors |
US6084254A (en) * | 1997-06-30 | 2000-07-04 | Hyundai Electronics Industries Co., Ltd. | Lateral bipolar mode field effect transistor |
US6420771B2 (en) * | 1999-04-19 | 2002-07-16 | National Semiconductor Corporation | Trench isolated bipolar transistor structure integrated with CMOS technology |
US20010015459A1 (en) * | 1999-12-27 | 2001-08-23 | Kiminori Watanabe | Lateral high-breakdown-voltage transistor |
US6607960B2 (en) * | 2000-04-10 | 2003-08-19 | Stmicroelectronics S.A. | Bipolar transistor manufacturing method |
US6958515B2 (en) * | 2000-12-31 | 2005-10-25 | Texas Instruments Incorporated | N-channel LDMOS with buried p-type region to prevent parasitic bipolar effects |
US6902967B2 (en) * | 2001-10-12 | 2005-06-07 | Intersil Americas Inc. | Integrated circuit with a MOS structure having reduced parasitic bipolar transistor action |
US7265416B2 (en) * | 2002-02-23 | 2007-09-04 | Fairchild Korea Semiconductor Ltd. | High breakdown voltage low on-resistance lateral DMOS transistor |
US6693339B1 (en) * | 2003-03-14 | 2004-02-17 | Motorola, Inc. | Semiconductor component and method of manufacturing same |
US7205630B2 (en) * | 2004-07-12 | 2007-04-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for a semiconductor device having low and high voltage transistors |
US20060141714A1 (en) * | 2004-12-29 | 2006-06-29 | Dongbuanam Semiconductor Inc. | Method for manufacturing a semiconductor device |
US20080093641A1 (en) * | 2005-11-02 | 2008-04-24 | Adrianus Willem Ludikhuize | Method of manufacturing a multi-path lateral high-voltage field effect transistor |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107004716A (en) * | 2015-06-17 | 2017-08-01 | 富士电机株式会社 | Semiconductor device |
US20170098643A1 (en) * | 2015-10-01 | 2017-04-06 | Texas Instruments Incorporated | High voltage bipolar structure for improved pulse width scalability |
CN108352384A (en) * | 2015-10-01 | 2018-07-31 | 德州仪器公司 | High voltage dipolar configuration for improving pulse width scalability |
US10381342B2 (en) * | 2015-10-01 | 2019-08-13 | Texas Instruments Incorporated | High voltage bipolar structure for improved pulse width scalability |
US10607984B2 (en) | 2015-10-01 | 2020-03-31 | Texas Instruments Incorporated | High voltage bipolar structure for improved pulse width scalability |
US11515415B2 (en) * | 2019-11-15 | 2022-11-29 | Stmicroelectronics (Crolles 2) Sas | Integrated circuit comprising an NLDMOS transistor |
US11823947B2 (en) | 2019-11-15 | 2023-11-21 | Stmicroelectronics (Crolles 2) Sas | Method for manufacturing an integrated circuit comprising an N-type laterally diffused metal oxide semiconductor (NLDMOS) transistor |
US20220244307A1 (en) * | 2021-02-03 | 2022-08-04 | Changxin Memory Technologies, Inc. | Integrated circuit latch-up test structure |
Also Published As
Publication number | Publication date |
---|---|
US7960222B1 (en) | 2011-06-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7960222B1 (en) | System and method for manufacturing double EPI N-type lateral diffusion metal oxide semiconductor transistors | |
US7187033B2 (en) | Drain-extended MOS transistors with diode clamp and methods for making the same | |
US7468537B2 (en) | Drain extended PMOS transistors and methods for making the same | |
KR101145558B1 (en) | Asymmetric hetero?doped high?voltage mosfet?ah2mos | |
CN106847894B (en) | LDMOS device with body diffusion self-aligned to gate | |
US8569836B2 (en) | Semiconductor device | |
KR100584711B1 (en) | Semiconductor device, method for manufacturing the semiconductor device | |
US8304830B2 (en) | LDPMOS structure for enhancing breakdown voltage and specific on resistance in biCMOS-DMOS process | |
US7843002B2 (en) | Fully isolated high-voltage MOS device | |
US7238987B2 (en) | Lateral semiconductor device and method for producing the same | |
TWI618251B (en) | Semiconductor device | |
US20060001086A1 (en) | Drain-extended MOS transistors and methods for making the same | |
KR101228365B1 (en) | Lateral double diffused metal oxide semiconductor and method for fabricating the same | |
US8237223B2 (en) | Semiconductor device | |
US8022506B2 (en) | SOI device with more immunity from substrate voltage | |
US7986004B2 (en) | Semiconductor device and method of manufacture thereof | |
US20120256252A1 (en) | Compatible vertical double diffused metal oxide semiconductor transistor and lateral double diffused metal oxide semiconductor transistor and manufacture method thereof | |
US20090159968A1 (en) | BVDII Enhancement with a Cascode DMOS | |
US20120299055A1 (en) | Semiconductor device and method of manufacturing semiconductor device | |
KR20100079705A (en) | Lateral double diffused metal oxide semiconductor device | |
US8692327B2 (en) | Lateral double diffused metal oxide semiconductor device and method for manufacturing the same | |
US9614074B1 (en) | Partial, self-biased isolation in semiconductor devices | |
KR20110078621A (en) | Semiconductor device, and fabricating method thereof | |
US20130026545A1 (en) | Multiple well drain engineering for hv mos devices | |
US9947783B2 (en) | P-channel DEMOS device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |