US20110165754A1 - Polysilicon structures resistant to laser anneal lightpipe waveguide effects - Google Patents
Polysilicon structures resistant to laser anneal lightpipe waveguide effects Download PDFInfo
- Publication number
- US20110165754A1 US20110165754A1 US13/048,463 US201113048463A US2011165754A1 US 20110165754 A1 US20110165754 A1 US 20110165754A1 US 201113048463 A US201113048463 A US 201113048463A US 2011165754 A1 US2011165754 A1 US 2011165754A1
- Authority
- US
- United States
- Prior art keywords
- polysilicon
- strips
- layer
- contacts
- metal interconnect
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910021420 polycrystalline silicon Inorganic materials 0.000 title claims abstract description 121
- 229920005591 polysilicon Polymers 0.000 title claims abstract description 118
- 238000000034 method Methods 0.000 claims abstract description 28
- 229910052751 metal Inorganic materials 0.000 claims description 48
- 239000002184 metal Substances 0.000 claims description 48
- 229920002120 photoresistant polymer Polymers 0.000 claims description 29
- 125000006850 spacer group Chemical group 0.000 claims description 29
- 239000000758 substrate Substances 0.000 claims description 23
- 238000005530 etching Methods 0.000 claims description 15
- 239000003990 capacitor Substances 0.000 claims description 14
- 239000002019 doping agent Substances 0.000 claims description 10
- 229910052710 silicon Inorganic materials 0.000 claims description 8
- 239000010703 silicon Substances 0.000 claims description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 5
- 238000002955 isolation Methods 0.000 claims description 3
- 238000010521 absorption reaction Methods 0.000 claims description 2
- 230000001154 acute effect Effects 0.000 claims 1
- 238000000137 annealing Methods 0.000 abstract description 17
- 230000008901 benefit Effects 0.000 abstract description 8
- 238000013021 overheating Methods 0.000 abstract description 4
- 238000004151 rapid thermal annealing Methods 0.000 abstract description 2
- 239000010410 layer Substances 0.000 description 47
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 34
- 238000000151 deposition Methods 0.000 description 22
- 230000015572 biosynthetic process Effects 0.000 description 18
- 235000012239 silicon dioxide Nutrition 0.000 description 17
- 239000000377 silicon dioxide Substances 0.000 description 17
- 229910052581 Si3N4 Inorganic materials 0.000 description 15
- 239000000463 material Substances 0.000 description 15
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 15
- 230000008569 process Effects 0.000 description 12
- 238000004519 manufacturing process Methods 0.000 description 11
- 239000003989 dielectric material Substances 0.000 description 10
- 238000010438 heat treatment Methods 0.000 description 9
- 230000011218 segmentation Effects 0.000 description 9
- 238000011144 upstream manufacturing Methods 0.000 description 7
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 6
- 229910052698 phosphorus Inorganic materials 0.000 description 6
- 239000011574 phosphorus Substances 0.000 description 6
- 230000009467 reduction Effects 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 4
- 238000006731 degradation reaction Methods 0.000 description 4
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 4
- 229910052721 tungsten Inorganic materials 0.000 description 4
- 239000010937 tungsten Substances 0.000 description 4
- 230000004913 activation Effects 0.000 description 3
- 210000000746 body region Anatomy 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 229910000449 hafnium oxide Inorganic materials 0.000 description 3
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 238000005224 laser annealing Methods 0.000 description 3
- 230000000644 propagated effect Effects 0.000 description 3
- -1 silicon oxy nitride Chemical class 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 239000005368 silicate glass Substances 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 230000001427 coherent effect Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H01L21/02675—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors with potential-jump barrier or surface barrier
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
- H01G4/33—Thin- or thick-film capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02595—Microstructure polycrystalline
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/20—Resistors
Definitions
- This invention relates to the field of integrated circuits. More particularly, this invention relates to polysilicon structures in laser annealed integrated circuits.
- Integrated circuit (IC) fabrication processes include anneal operations to perform various functions, including activation of dopants and reduction of crystal lattice damage from ion implantation.
- Laser scan annealing which involves irradiating a small region of an IC surface with light from a laser while scanning the irradiated region over the whole surface of the IC substrate, typically a wafer, is an annealing technique that has advantages over other annealing techniques, such as rapid thermal annealing or furnace annealing. Laser scan annealing is being used more frequently on ICs with structures smaller than 100 nanometers.
- This invention is a segmented polysilicon element of an electronic component in an integrated circuit. Segmentation results in reduced overheating during laser scan annealing.
- the electronic component may be a polysilicon capacitor, a MOS transistor, a varactor or a polysilicon resistor.
- a method of forming an integrated circuit including a component with segmented polysilicon is also claimed.
- FIG. 1A , FIG. 1B and FIG. 1C are views of an IC with a polycrystalline silicon element during laser annealing and after contact formation, in accordance with a first embodiment of the instant invention.
- FIG. 2A and FIG. 2B are views of an IC with a polycrystalline silicon element during laser annealing and after contact formation, in accordance with a second embodiment of the instant invention.
- FIG. 3 is a cross-sectional view of an IC with a polysilicon capacitor in accordance with an embodiment of the instant invention.
- FIG. 4 is a top view of an IC with a polysilicon resistor in accordance with an embodiment of the instant invention.
- polysilicon means polycrystalline silicon
- laser means a coherent source of light of a given wavelength
- laser beam means light from a laser
- FIG. 1A , FIG. 1B and FIG. 1C are views of an IC with a polysilicon element during laser scan annealing and after contact formation, in accordance with a first embodiment of the instant invention.
- FIG. 1A is a perspective view of an IC with a polysilicon element in accordance with a first embodiment of the instant invention.
- IC ( 100 ) includes a substrate ( 102 ) and a polysilicon element ( 104 ) on a top surface of the substrate ( 102 ).
- Polysilicon element ( 104 ) includes a dielectric layer ( 106 ), typically silicon dioxide, silicon oxy nitride, hafnium oxide or silicon nitride, formed on a top surface of the substrate ( 102 ), on which are formed strips of polysilicon ( 108 ), by depositing of a layer of polysilicon, defining regions for the strips with a photoresist mask using photolithographic processes, and etching the polysilicon in regions not covered with the photoresist mask. Segmentation of the polysilicon into strips embodies the instant invention.
- sidewall spacers ( 124 ) are formed by depositing spacer material, typically silicon nitride or layers of silicon dioxide and silicon nitride, in a conformal manner on a top surface of the IC ( 100 ), then etching the spacer material in an anisotropic manner such that the spacer material is removed from a top surface of the polysilicon strips ( 108 ) while a layer ( 124 ) remains on lateral surfaces of the polysilicon strips ( 108 ). Spacing between polysilicon strips ( 108 ) is typically prescribed by manufacturability issues relating to maintaining control of the sidewall spacer thickness.
- the IC ( 100 ) is ion implanted with dopants into the polysilicon strips and adjacent substrate.
- the IC ( 100 ) undergoes a laser scan annealing operation, in which a laser beam ( 110 ) irradiates a region ( 112 ) on a top surface of the IC ( 100 ).
- the laser beam ( 110 ) is scanned so that the irradiated region ( 112 ) moves across the top surface of the IC ( 100 ).
- the laser beam ( 110 ) is configured at an angle greater than 0 degrees from vertical and less than 90 degrees from vertical, typically approximately 75 degrees from vertical, where the top surface of the IC ( 100 ) is considered to be horizontal in this disclosure, to increase power transfer efficiency from the laser beam ( 110 ) to the polysilicon.
- Light from the laser beam ( 110 ) enters the polysilicon ( 108 ) at the irradiated region ( 112 ) and propagates laterally in the polysilicon ( 108 ) in a direction ( 114 ) away from the laser beam ( 110 ). This may be seen more clearly in FIG.
- FIG. 1B a sectional view of the IC in which laser beam ( 110 ) is in the plane of the figure, at an angle ( 120 ) from vertical, which is greater than 0 degrees from vertical and less than 90 degrees from vertical, typically approximately 75 degrees from vertical.
- Light from the laser beam ( 110 ) enters a polysilicon strip ( 108 ) at a region ( 112 ).
- a majority of the power of the laser beam is propagated in the polysilicon ( 108 ) in a direction ( 114 ) away from the region of irradiation ( 112 ), while a minority of the power of the laser beam propagates in the opposite lateral direction ( 120 ), toward the incoming laser beam.
- Direction ( 114 ) is denoted as “downstream” and the opposite lateral direction ( 122 ) is denoted as “upstream.”
- the propagated light is partially absorbed by the polysilicon ( 108 ), which raises the temperature of the polysilicon ( 108 ).
- Downstream regions in a contiguous piece of polysilicon absorb laser light from direct irradiation and from downstream propagation, while upstream regions in the same contiguous piece of polysilicon absorb laser light from direct irradiation but less light from upstream propagation.
- downstream regions in a contiguous piece of polysilicon may be heated more during a laser scan anneal than upstream regions.
- the polysilicon element ( 104 ) is segmented in a direction perpendicular to the incoming laser beam ( 110 ) to prevent excess heating from downstream propagation.
- Segment gaps ( 116 ) reduce downstream propagation of laser light in the polysilicon strips ( 108 ) by reflecting the light internally from an interface between an end surface of the polysilicon and the sidewall spacers ( 124 ), and thus provide for more uniform heating in all the polysilicon strips ( 108 ) of the polysilicon element ( 104 ).
- Reduction of excess heating is advantageous because it reduces defects in the IC.
- a preferred segment width ( 118 ) is less than the characteristic absorption length, which is in the 1-100 micron range for highly doped polysilicon material.
- a cut-away view of the IC fabrication of IC ( 100 ) is continued with formation of a layer of dielectric material, typically silicon nitride, known as a pre-metal dielectric liner (PMD liner), which is deposited on a top surface of the IC ( 100 ), followed by a layer of dielectric material, typically silicon dioxide or phosphorus doped silicon dioxide, known as a pre-metal dielectric (PMD), on the PMD liner.
- PMD liner silicon dioxide or phosphorus doped silicon dioxide
- contacts by depositing a layer of photoresist on a top surface of the PMD, defining regions for contacts in the photoresist layer by photolithographic processes, etching holes in the PMD and PMD liner in the regions defined by the photoresist layer, and depositing metal, typically tungsten, in the holes such that electrical contact is made between the contact metal and the underlying polysilicon strips ( 108 ).
- FIG. 2A and FIG. 2B are views of an IC with a polysilicon element during laser annealing and after contact formation, in accordance with a second embodiment of the instant invention.
- FIG. 2A is a perspective view of an IC with a polysilicon element in accordance with a second embodiment of the instant invention.
- IC ( 200 ) includes a substrate ( 202 ) and a polysilicon element ( 204 ), which includes a dielectric layer ( 206 ), typically silicon dioxide, silicon oxy nitride, hafnium oxide or silicon nitride, on which are formed strips of polysilicon ( 208 ), by depositing of a layer of polysilicon, defining regions for the strips with a photoresist mask using photolithographic processes, and etching the polysilicon in regions not covered with the photoresist mask. Segmentation of the polysilicon into strips embodies the instant invention.
- sidewall spacers ( 222 ) are formed by depositing spacer material, typically silicon nitride or layers of silicon dioxide and silicon nitride, in a conformal manner on a top surface of the IC ( 200 ), then etching the spacer material in an anisotropic manner such that the spacer material is removed from a top surface of the polysilicon strips ( 208 ) while a layer ( 222 ) remains on lateral surfaces of the polysilicon strips ( 208 ). Spacing between polysilicon strips ( 208 ) is typically prescribed by manufacturability issues relating to maintaining control of the sidewall spacer thickness.
- the IC ( 200 ) is ion implanted with dopants into the polysilicon strips and adjacent substrate.
- the IC ( 200 ) undergoes a laser scan annealing operation, in which a laser beam ( 210 ) irradiates a region ( 212 ) on a top surface of the IC ( 200 ).
- the laser beam is scanned so that the irradiated region ( 212 ) moves across the top surface of the IC ( 200 ).
- the laser beam ( 210 ) is configured at an angle greater than 0 degrees from vertical and less than 90 degrees from vertical, typically approximately 75 degrees from vertical, where the top surface of the IC ( 200 ) is considered to be horizontal in this disclosure, to increase the power transfer efficiency from the laser beam ( 210 ) to the polysilicon.
- Light from the laser beam ( 210 ) enters the polysilicon ( 208 ) at the irradiated region ( 212 ) and propagates laterally in the polysilicon ( 208 ) in a direction ( 214 ) away from the laser beam ( 210 ).
- Direction ( 214 ) is denoted as “downstream” and the opposite lateral direction, toward the incoming laser beam, is denoted as “upstream.”
- the propagated light is absorbed by the polysilicon ( 208 ), which raises the temperature of the polysilicon ( 208 ).
- Downstream regions ( 218 ) in a contiguous piece of polysilicon ( 208 ) absorb laser light from direct irradiation and from downstream propagation, while upstream regions ( 220 ) in the same contiguous piece of polysilicon ( 208 ) absorb laser light from direct irradiation but less light from propagation.
- a downstream region ( 218 ) in a contiguous piece of polysilicon ( 208 ) may be heated more during a laser scan anneal than an upstream region ( 220 ). Excess heating may cause degradation in a polysilicon element, including reduction of dielectric integrity in the dielectric ( 206 ).
- the polysilicon ( 208 ) is segmented in a direction parallel to the incoming laser beam ( 210 ) to prevent excess heating from downstream propagation.
- a lateral width ( 216 ) of each polysilicon segment may be set less than the wavelength of the laser beam light divided by twice an index of refraction of polysilicon (at the laser beam light wavelength) to reduce lateral propagation.
- a laser beam of 10.6+/ ⁇ 0.2 micron wavelength light is used, and the index of refraction of polysilicon at 10.6 microns wavelength is 3.5, and a segment width less than 10.6/(2 ⁇ 3.5) ⁇ 1.5 microns would reduce lateral propagation of laser beam light in that segment.
- segmented polysilicon parallel to the incoming laser beam, with segment widths less than wavelength divided by twice the index of refraction provide for more uniform heating in all the polysilicon segments ( 208 ). Reduction of excess heating is advantageous because it reduces defects in the IC.
- FIG. 2B is a cut-away view of the IC. Fabrication of the IC ( 200 ) is continued after the laser scan anneal process by formation of a layer of dielectric material, typically silicon nitride, known as a pre-metal dielectric liner (PMD liner), which is deposited on a top surface of the IC ( 200 ), followed by a layer of dielectric material, typically silicon dioxide or phosphorus doped silicon dioxide, known as a pre-metal dielectric (PMD), on the PMD liner.
- PMD liner typically silicon dioxide or phosphorus doped silicon dioxide
- contacts by depositing a layer of photoresist on a top surface of the PMD, defining regions for contacts in the photoresist layer by photolithographic processes, etching holes in the PMD and PMD liner in the regions defined by the photoresist layer, and depositing metal, typically tungsten, in the holes such that electrical contact is made between the contact metal and the underlying polysilicon strips ( 208 ).
- laser scan annealing prefferably be performed at other points in the fabrication sequence, including after formation of sidewall spacers.
- segmenting polysilicon elements may also be realized in electronic components in ICs which include large regions of polysilicon on dielectric layers.
- polysilicon capacitors, varactors (variable reactance capacitors) and MOS transistors and with lateral dimensions larger than the segment widths discussed above may benefit from segmentation as described in the first two embodiments of the instant invention.
- FIG. 3 is a cross-sectional view of an IC with a polysilicon capacitor in accordance with an embodiment of the instant invention.
- IC ( 300 ) includes a substrate ( 302 ), typically p-type silicon, in which regions of field oxide ( 304 ), typically silicon dioxide formed by Local Oxidation of Silicon (LOCOS) or Shallow Trench Isolation (STI), are formed.
- regions of field oxide ( 304 ) typically silicon dioxide formed by Local Oxidation of Silicon (LOCOS) or Shallow Trench Isolation (STI), are formed.
- a region of n-type silicon ( 306 ) known as an n-well, is formed in the substrate ( 302 ) and extending to the surface of the substrate ( 302 ), typically by ion implantation of phosphorus and subsequent annealing.
- Strips of polysilicon ( 310 ) are formed on a top surface of the dielectric layer ( 308 ) by depositing of a layer of polysilicon, defining regions for the strips with a photoresist mask using photolithographic processes, and etching the polysilicon in regions not covered with the photoresist mask. Segmentation of the polysilicon into strips embodies the instant invention. After the polysilicon strips ( 310 ) are formed, the IC ( 300 ) undergoes a laser scan annealing operation, as discussed above in reference to FIG.
- Sidewall spacers ( 312 ) are formed by depositing spacer material, typically silicon nitride or layers of silicon dioxide and silicon nitride, in a conformal manner on a top surface of the IC ( 300 ), then etching the spacer material in an anisotropic manner such that the spacer material is removed from a top surface of the polysilicon strips ( 310 ) while a layer ( 312 ) remains on lateral surfaces of the polysilicon strips ( 310 ). Spacing between polysilicon strips ( 310 ) is typically prescribed by manufacturability issues relating to maintaining control of the sidewall spacer thickness.
- spacer material typically silicon nitride or layers of silicon dioxide and silicon nitride
- substrate contact diffused regions ( 314 ) are formed by ion implantation of a dopant species, typically phosphorus or arsenic or both, at doses ranging from 10 14 to 10 16 cm ⁇ 2 , followed by an anneal operation, possibly a laser scan anneal operation.
- a dopant species typically phosphorus or arsenic or both
- PMD liner pre-metal dielectric liner
- fabrication continues with formation of polysilicon contacts ( 320 ) and substrate contacts ( 322 ), by depositing a layer of photoresist on a top surface of the PMD, defining regions for contacts in the photoresist layer by photolithographic processes, etching holes in the PMD ( 318 ) and PMD liner ( 316 ) in the regions defined by the photoresist layer, and depositing and selectively removing metal, typically tungsten, in the holes such that electrical contact is made between the contact metal and the underlying polysilicon strips ( 310 ). Fabrication continues with deposition of an intra-level-dielectric layer ( 324 ), known as the ILD, typically low-k dielectric material such as organo-silicate glass.
- ILD intra-level-dielectric layer
- Metal interconnect lines are formed in the ILD ( 324 ) by depositing a layer of photoresist on a top surface of the ILD, defining regions for metal lines in the photoresist layer by photolithographic processes, etching trenches in the ILD ( 324 ) down to the tops of the contacts ( 320 , 322 ) in the regions defined by the photoresist layer, depositing and selectively removing a liner metal and a fill metal, typically copper, to produce a polysilicon metal interconnect line ( 326 ) and substrate metal interconnect lines ( 328 ).
- the capacitor formed by the dielectric layer ( 308 ), polysilicon strips ( 320 ), the substrate ( 302 ), the substrate contact diffused regions ( 314 ), polysilicon contacts ( 320 ), substrate contacts ( 322 ), polysilicon metal interconnect line ( 326 ) and substrate metal interconnect lines ( 328 ) is electrically equivalent to a capacitor formed of a monolithic piece of polysilicon, with the advantage of being resistant to degradation of the dielectric layer ( 308 ) during laser scan anneal operations.
- a polysilicon resistor Another component that may benefit from segmentation is a polysilicon resistor. Electrical resistance of a polysilicon resistor is affected by activation of dopants in the polysilicon. Segmentation, as discussed above, may reduce excess heating during laser scan annealing which may change the activation of the dopants, and hence change the electrical resistance of the resistor from its desired value.
- FIG. 4 is a top view of an IC with a polysilicon resistor in accordance with an embodiment of the instant invention.
- An IC ( 400 ) includes a substrate (not shown in FIG. 4 for clarity) in which are formed regions of field oxide ( 402 ), typically silicon dioxide formed by Local Oxidation of Silicon (LOCOS) or Shallow Trench Isolation (STI).
- LOCOS Local Oxidation of Silicon
- STI Shallow Trench Isolation
- Strips of polysilicon for resistor elements ( 404 ) of the polysilicon resistor are formed on a top surface of the field oxide ( 402 ) by depositing of a layer of polysilicon, defining regions for the strips with a photoresist mask using photolithographic processes, and etching the polysilicon in regions not covered with the photoresist mask.
- Segmentation of the polysilicon into strips embodies the instant invention.
- the resistor elements ( 404 ) are implanted with n-type or p-type dopants. Dopant species, doses and implant energies for polysilicon resistors vary widely, depending on the design parameters of the instant resistor.
- the IC ( 400 ) undergoes a laser scan annealing operation, as discussed above in reference to FIG. 1A and FIG. 2A .
- segmentation of the polysilicon is advantageous because it reduces overheating caused by lateral propagation of the laser light in the polysilicon, which can cause non-uniform conductivity in the resistor elements ( 404 ).
- Spacers ( 406 ) are formed by depositing spacer material, typically silicon nitride or layers of silicon dioxide and silicon nitride, in a conformal manner on a top surface of the IC ( 400 ), then etching the spacer material in an anisotropic manner such that the spacer material is removed from a top surface of the resistor elements ( 404 ) while a layer ( 406 ) remains on lateral surfaces of the resistor elements ( 404 ).
- a photoresist mask on the spacer material defining body regions ( 408 ) in the resistor elements ( 404 ) may be formed before the spacer material is anisotropically etched, in order to provide a protective layer over the body regions ( 408 ).
- Spacing between resistor elements ( 404 ) is typically prescribed by manufacturability issues relating to maintaining control of the sidewall spacer thickness.
- a layer of dielectric material typically silicon nitride, known as a pre-metal dielectric liner (PMD liner)
- PMD liner typically silicon dioxide or phosphorus doped silicon dioxide
- resistor contacts by depositing a layer of photoresist on a top surface of the PMD, defining regions for contacts in the photoresist layer by photolithographic processes, etching holes in the PMD and PMD liner in the regions defined by the photoresist layer, and depositing and selectively removing metal, typically tungsten, in the holes such that electrical contact is made between the contact metal and the underlying resistor elements ( 404 ).
- Fabrication continues with deposition of an intra-level-dielectric layer (not shown in FIG. 4 for clarity), known as the ILD, typically low-k dielectric material such as organo-silicate glass.
- Metal interconnect lines are formed in the ILD by depositing a layer of photoresist on a top surface of the ILD, defining regions for metal lines in the photoresist layer by photolithographic processes, etching trenches in the ILD down to the tops of the contacts ( 410 ) in the regions defined by the photoresist layer, depositing and selectively removing a liner metal and a fill metal, typically copper, to produce a first resistor terminal metal interconnect line (shown schematically by 612 ), and a second resistor terminal metal interconnect lines (shown schematically by 614 ).
- the polysilicon resistor formed by the resistor elements ( 404 ), resistor body regions ( 408 ), resistor contacts ( 410 ), and resistor terminal metal interconnect lines ( 412 , 614 is electrically equivalent to a polysilicon resistor formed of a monolithic piece of polysilicon, with the advantage of being resistant to spatially non-uniform changes in conductivity during laser scan anneal operations.
Abstract
Laser scan annealing of integrated circuits offers advantages compared to rapid thermal annealing and furnace annealing, but can induce overheating in regions of components with polysilicon layers. Segmented polysilicon elements to reduce overheating is disclosed, as well as a method of forming components with segments polysilicon elements.
Description
- This is a division of application Ser. No. 12/047,702, filed Mar. 13, 2008, now U.S. Pat. No. 7,906,405, which claims the benefit of U.S. Provisional Application No. 61/016,530, filed Dec. 24, 2007, the entireties of both of which are hereby incorporated by reference.
- This invention relates to the field of integrated circuits. More particularly, this invention relates to polysilicon structures in laser annealed integrated circuits.
- Integrated circuit (IC) fabrication processes include anneal operations to perform various functions, including activation of dopants and reduction of crystal lattice damage from ion implantation. Laser scan annealing, which involves irradiating a small region of an IC surface with light from a laser while scanning the irradiated region over the whole surface of the IC substrate, typically a wafer, is an annealing technique that has advantages over other annealing techniques, such as rapid thermal annealing or furnace annealing. Laser scan annealing is being used more frequently on ICs with structures smaller than 100 nanometers.
- Defect mechanisms unique to laser scan annealing have been observed. One mechanism is degradation of gate oxide integrity in large polysilicon capacitors.
- This Summary is provided to comply with 37 C.F.R. §1.73, requiring a summary of the invention briefly indicating the nature and substance of the invention. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.
- This invention is a segmented polysilicon element of an electronic component in an integrated circuit. Segmentation results in reduced overheating during laser scan annealing. The electronic component may be a polysilicon capacitor, a MOS transistor, a varactor or a polysilicon resistor. A method of forming an integrated circuit including a component with segmented polysilicon is also claimed.
-
FIG. 1A ,FIG. 1B andFIG. 1C are views of an IC with a polycrystalline silicon element during laser annealing and after contact formation, in accordance with a first embodiment of the instant invention. -
FIG. 2A andFIG. 2B are views of an IC with a polycrystalline silicon element during laser annealing and after contact formation, in accordance with a second embodiment of the instant invention. -
FIG. 3 is a cross-sectional view of an IC with a polysilicon capacitor in accordance with an embodiment of the instant invention. -
FIG. 4 is a top view of an IC with a polysilicon resistor in accordance with an embodiment of the instant invention. - The present invention is described with reference to the attached figures, wherein like reference numerals are used throughout the figures to designate similar or equivalent elements. The figures are not drawn to scale and they are provided merely to illustrate the invention. Several aspects of the invention are described below with reference to example applications for illustration. It should be understood that numerous specific details, relationships, and methods are set forth to provide a full understanding of the invention. One skilled in the relevant art, however, will readily recognize that the invention can be practiced without one or more of the specific details or with other methods. In other instances, well-known structures or operations are not shown in detail to avoid obscuring the invention. The present invention is not limited by the illustrated ordering of acts or events, as some acts may occur in different orders and/or concurrently with other acts or events. Furthermore, not all illustrated acts or events are required to implement a methodology in accordance with the present invention.
- For the purposes of this disclosure, the term “polysilicon” means polycrystalline silicon; the term “laser” means a coherent source of light of a given wavelength; and the term “laser beam” means light from a laser.
-
FIG. 1A ,FIG. 1B andFIG. 1C are views of an IC with a polysilicon element during laser scan annealing and after contact formation, in accordance with a first embodiment of the instant invention. -
FIG. 1A is a perspective view of an IC with a polysilicon element in accordance with a first embodiment of the instant invention. IC (100) includes a substrate (102) and a polysilicon element (104) on a top surface of the substrate (102). Polysilicon element (104) includes a dielectric layer (106), typically silicon dioxide, silicon oxy nitride, hafnium oxide or silicon nitride, formed on a top surface of the substrate (102), on which are formed strips of polysilicon (108), by depositing of a layer of polysilicon, defining regions for the strips with a photoresist mask using photolithographic processes, and etching the polysilicon in regions not covered with the photoresist mask. Segmentation of the polysilicon into strips embodies the instant invention. After the polysilicon strips (108) are segmented, sidewall spacers (124) are formed by depositing spacer material, typically silicon nitride or layers of silicon dioxide and silicon nitride, in a conformal manner on a top surface of the IC (100), then etching the spacer material in an anisotropic manner such that the spacer material is removed from a top surface of the polysilicon strips (108) while a layer (124) remains on lateral surfaces of the polysilicon strips (108). Spacing between polysilicon strips (108) is typically prescribed by manufacturability issues relating to maintaining control of the sidewall spacer thickness. After the sidewall spacers (124) are formed, the IC (100) is ion implanted with dopants into the polysilicon strips and adjacent substrate. The IC (100) undergoes a laser scan annealing operation, in which a laser beam (110) irradiates a region (112) on a top surface of the IC (100). The laser beam (110) is scanned so that the irradiated region (112) moves across the top surface of the IC (100). The laser beam (110) is configured at an angle greater than 0 degrees from vertical and less than 90 degrees from vertical, typically approximately 75 degrees from vertical, where the top surface of the IC (100) is considered to be horizontal in this disclosure, to increase power transfer efficiency from the laser beam (110) to the polysilicon. Light from the laser beam (110) enters the polysilicon (108) at the irradiated region (112) and propagates laterally in the polysilicon (108) in a direction (114) away from the laser beam (110). This may be seen more clearly inFIG. 1B , a sectional view of the IC in which laser beam (110) is in the plane of the figure, at an angle (120) from vertical, which is greater than 0 degrees from vertical and less than 90 degrees from vertical, typically approximately 75 degrees from vertical. Light from the laser beam (110) enters a polysilicon strip (108) at a region (112). A majority of the power of the laser beam is propagated in the polysilicon (108) in a direction (114) away from the region of irradiation (112), while a minority of the power of the laser beam propagates in the opposite lateral direction (120), toward the incoming laser beam. Direction (114) is denoted as “downstream” and the opposite lateral direction (122) is denoted as “upstream.” The propagated light is partially absorbed by the polysilicon (108), which raises the temperature of the polysilicon (108). Downstream regions in a contiguous piece of polysilicon absorb laser light from direct irradiation and from downstream propagation, while upstream regions in the same contiguous piece of polysilicon absorb laser light from direct irradiation but less light from upstream propagation. Thus, downstream regions in a contiguous piece of polysilicon may be heated more during a laser scan anneal than upstream regions. Excess heating may cause degradation in a polysilicon capacitor, including reduction of electrical resistance in the dielectric (106), known as dielectric integrity. Referring back toFIG. 1A , in a first embodiment of the instant invention, the polysilicon element (104) is segmented in a direction perpendicular to the incoming laser beam (110) to prevent excess heating from downstream propagation. Segment gaps (116) reduce downstream propagation of laser light in the polysilicon strips (108) by reflecting the light internally from an interface between an end surface of the polysilicon and the sidewall spacers (124), and thus provide for more uniform heating in all the polysilicon strips (108) of the polysilicon element (104). Reduction of excess heating is advantageous because it reduces defects in the IC. A preferred segment width (118) is less than the characteristic absorption length, which is in the 1-100 micron range for highly doped polysilicon material. - Referring to
FIG. 1C , a cut-away view of the IC, fabrication of IC (100) is continued with formation of a layer of dielectric material, typically silicon nitride, known as a pre-metal dielectric liner (PMD liner), which is deposited on a top surface of the IC (100), followed by a layer of dielectric material, typically silicon dioxide or phosphorus doped silicon dioxide, known as a pre-metal dielectric (PMD), on the PMD liner. The PMD liner and PMD are not shown inFIG. 1C for clarity. Following formation of the PMD, fabrication continues with formation of contacts (126), by depositing a layer of photoresist on a top surface of the PMD, defining regions for contacts in the photoresist layer by photolithographic processes, etching holes in the PMD and PMD liner in the regions defined by the photoresist layer, and depositing metal, typically tungsten, in the holes such that electrical contact is made between the contact metal and the underlying polysilicon strips (108). -
FIG. 2A andFIG. 2B are views of an IC with a polysilicon element during laser annealing and after contact formation, in accordance with a second embodiment of the instant invention. -
FIG. 2A is a perspective view of an IC with a polysilicon element in accordance with a second embodiment of the instant invention. IC (200) includes a substrate (202) and a polysilicon element (204), which includes a dielectric layer (206), typically silicon dioxide, silicon oxy nitride, hafnium oxide or silicon nitride, on which are formed strips of polysilicon (208), by depositing of a layer of polysilicon, defining regions for the strips with a photoresist mask using photolithographic processes, and etching the polysilicon in regions not covered with the photoresist mask. Segmentation of the polysilicon into strips embodies the instant invention. After the polysilicon strips (208) are segmented, sidewall spacers (222) are formed by depositing spacer material, typically silicon nitride or layers of silicon dioxide and silicon nitride, in a conformal manner on a top surface of the IC (200), then etching the spacer material in an anisotropic manner such that the spacer material is removed from a top surface of the polysilicon strips (208) while a layer (222) remains on lateral surfaces of the polysilicon strips (208). Spacing between polysilicon strips (208) is typically prescribed by manufacturability issues relating to maintaining control of the sidewall spacer thickness. After the sidewall spacers (222) are formed, the IC (200) is ion implanted with dopants into the polysilicon strips and adjacent substrate. The IC (200) undergoes a laser scan annealing operation, in which a laser beam (210) irradiates a region (212) on a top surface of the IC (200). The laser beam is scanned so that the irradiated region (212) moves across the top surface of the IC (200). The laser beam (210) is configured at an angle greater than 0 degrees from vertical and less than 90 degrees from vertical, typically approximately 75 degrees from vertical, where the top surface of the IC (200) is considered to be horizontal in this disclosure, to increase the power transfer efficiency from the laser beam (210) to the polysilicon. Light from the laser beam (210) enters the polysilicon (208) at the irradiated region (212) and propagates laterally in the polysilicon (208) in a direction (214) away from the laser beam (210). Direction (214) is denoted as “downstream” and the opposite lateral direction, toward the incoming laser beam, is denoted as “upstream.” The propagated light is absorbed by the polysilicon (208), which raises the temperature of the polysilicon (208). Downstream regions (218) in a contiguous piece of polysilicon (208) absorb laser light from direct irradiation and from downstream propagation, while upstream regions (220) in the same contiguous piece of polysilicon (208) absorb laser light from direct irradiation but less light from propagation. Thus, a downstream region (218) in a contiguous piece of polysilicon (208) may be heated more during a laser scan anneal than an upstream region (220). Excess heating may cause degradation in a polysilicon element, including reduction of dielectric integrity in the dielectric (206). In a second embodiment of the instant invention, the polysilicon (208) is segmented in a direction parallel to the incoming laser beam (210) to prevent excess heating from downstream propagation. A lateral width (216) of each polysilicon segment may be set less than the wavelength of the laser beam light divided by twice an index of refraction of polysilicon (at the laser beam light wavelength) to reduce lateral propagation. For example, a laser beam of 10.6+/−0.2 micron wavelength light is used, and the index of refraction of polysilicon at 10.6 microns wavelength is 3.5, and a segment width less than 10.6/(2·3.5)≈1.5 microns would reduce lateral propagation of laser beam light in that segment. Thus, segmented polysilicon parallel to the incoming laser beam, with segment widths less than wavelength divided by twice the index of refraction provide for more uniform heating in all the polysilicon segments (208). Reduction of excess heating is advantageous because it reduces defects in the IC. -
FIG. 2B is a cut-away view of the IC. Fabrication of the IC (200) is continued after the laser scan anneal process by formation of a layer of dielectric material, typically silicon nitride, known as a pre-metal dielectric liner (PMD liner), which is deposited on a top surface of the IC (200), followed by a layer of dielectric material, typically silicon dioxide or phosphorus doped silicon dioxide, known as a pre-metal dielectric (PMD), on the PMD liner. The PMD liner and PMD are not shown inFIG. 2B for clarity. Following formation of the PMD, fabrication continues with formation of contacts (224), by depositing a layer of photoresist on a top surface of the PMD, defining regions for contacts in the photoresist layer by photolithographic processes, etching holes in the PMD and PMD liner in the regions defined by the photoresist layer, and depositing metal, typically tungsten, in the holes such that electrical contact is made between the contact metal and the underlying polysilicon strips (208). - It is within the scope of this invention for laser scan annealing to be performed at other points in the fabrication sequence, including after formation of sidewall spacers.
- The advantages of segmenting polysilicon elements may also be realized in electronic components in ICs which include large regions of polysilicon on dielectric layers. For example polysilicon capacitors, varactors (variable reactance capacitors) and MOS transistors and with lateral dimensions larger than the segment widths discussed above may benefit from segmentation as described in the first two embodiments of the instant invention.
-
FIG. 3 is a cross-sectional view of an IC with a polysilicon capacitor in accordance with an embodiment of the instant invention. IC (300) includes a substrate (302), typically p-type silicon, in which regions of field oxide (304), typically silicon dioxide formed by Local Oxidation of Silicon (LOCOS) or Shallow Trench Isolation (STI), are formed. A region of n-type silicon (306), known as an n-well, is formed in the substrate (302) and extending to the surface of the substrate (302), typically by ion implantation of phosphorus and subsequent annealing. A dielectric layer (308), typically silicon dioxide, silicon oxy nitride, hafnium oxide or silicon nitride, is formed on a top surface of the n-well (306). Strips of polysilicon (310) are formed on a top surface of the dielectric layer (308) by depositing of a layer of polysilicon, defining regions for the strips with a photoresist mask using photolithographic processes, and etching the polysilicon in regions not covered with the photoresist mask. Segmentation of the polysilicon into strips embodies the instant invention. After the polysilicon strips (310) are formed, the IC (300) undergoes a laser scan annealing operation, as discussed above in reference toFIG. 1A andFIG. 2A . Sidewall spacers (312), are formed by depositing spacer material, typically silicon nitride or layers of silicon dioxide and silicon nitride, in a conformal manner on a top surface of the IC (300), then etching the spacer material in an anisotropic manner such that the spacer material is removed from a top surface of the polysilicon strips (310) while a layer (312) remains on lateral surfaces of the polysilicon strips (310). Spacing between polysilicon strips (310) is typically prescribed by manufacturability issues relating to maintaining control of the sidewall spacer thickness. Following formation of the sidewall spacers (312), substrate contact diffused regions (314) are formed by ion implantation of a dopant species, typically phosphorus or arsenic or both, at doses ranging from 1014 to 1016 cm−2, followed by an anneal operation, possibly a laser scan anneal operation. After formation of the substrate contact diffused regions (314), a layer of dielectric material (316), typically silicon nitride, known as a pre-metal dielectric liner (PMD liner), is deposited on a top surface of the IC (300), followed by a layer of dielectric material (318), typically silicon dioxide or phosphorus doped silicon dioxide, known as a pre-metal dielectric (PMD), on the PMD liner. Following formation of the PMD, fabrication continues with formation of polysilicon contacts (320) and substrate contacts (322), by depositing a layer of photoresist on a top surface of the PMD, defining regions for contacts in the photoresist layer by photolithographic processes, etching holes in the PMD (318) and PMD liner (316) in the regions defined by the photoresist layer, and depositing and selectively removing metal, typically tungsten, in the holes such that electrical contact is made between the contact metal and the underlying polysilicon strips (310). Fabrication continues with deposition of an intra-level-dielectric layer (324), known as the ILD, typically low-k dielectric material such as organo-silicate glass. Metal interconnect lines are formed in the ILD (324) by depositing a layer of photoresist on a top surface of the ILD, defining regions for metal lines in the photoresist layer by photolithographic processes, etching trenches in the ILD (324) down to the tops of the contacts (320, 322) in the regions defined by the photoresist layer, depositing and selectively removing a liner metal and a fill metal, typically copper, to produce a polysilicon metal interconnect line (326) and substrate metal interconnect lines (328). The capacitor formed by the dielectric layer (308), polysilicon strips (320), the substrate (302), the substrate contact diffused regions (314), polysilicon contacts (320), substrate contacts (322), polysilicon metal interconnect line (326) and substrate metal interconnect lines (328) is electrically equivalent to a capacitor formed of a monolithic piece of polysilicon, with the advantage of being resistant to degradation of the dielectric layer (308) during laser scan anneal operations. - It will be recognized by practitioners of IC fabrication that the polysilicon capacitor embodiment discussed above applies to capacitors fabricated on p-wells, with appropriate changes in polarity of the various dopants.
- Another component that may benefit from segmentation is a polysilicon resistor. Electrical resistance of a polysilicon resistor is affected by activation of dopants in the polysilicon. Segmentation, as discussed above, may reduce excess heating during laser scan annealing which may change the activation of the dopants, and hence change the electrical resistance of the resistor from its desired value.
-
FIG. 4 is a top view of an IC with a polysilicon resistor in accordance with an embodiment of the instant invention. An IC (400) includes a substrate (not shown inFIG. 4 for clarity) in which are formed regions of field oxide (402), typically silicon dioxide formed by Local Oxidation of Silicon (LOCOS) or Shallow Trench Isolation (STI). Strips of polysilicon for resistor elements (404) of the polysilicon resistor are formed on a top surface of the field oxide (402) by depositing of a layer of polysilicon, defining regions for the strips with a photoresist mask using photolithographic processes, and etching the polysilicon in regions not covered with the photoresist mask. Segmentation of the polysilicon into strips embodies the instant invention. After the resistor elements (404) are formed, the resistor elements (404) are implanted with n-type or p-type dopants. Dopant species, doses and implant energies for polysilicon resistors vary widely, depending on the design parameters of the instant resistor. Following implantation, the IC (400) undergoes a laser scan annealing operation, as discussed above in reference toFIG. 1A andFIG. 2A . In this embodiment, segmentation of the polysilicon is advantageous because it reduces overheating caused by lateral propagation of the laser light in the polysilicon, which can cause non-uniform conductivity in the resistor elements (404). Sidewall spacers (406), are formed by depositing spacer material, typically silicon nitride or layers of silicon dioxide and silicon nitride, in a conformal manner on a top surface of the IC (400), then etching the spacer material in an anisotropic manner such that the spacer material is removed from a top surface of the resistor elements (404) while a layer (406) remains on lateral surfaces of the resistor elements (404). In some embodiments, a photoresist mask on the spacer material defining body regions (408) in the resistor elements (404) may be formed before the spacer material is anisotropically etched, in order to provide a protective layer over the body regions (408). Spacing between resistor elements (404) is typically prescribed by manufacturability issues relating to maintaining control of the sidewall spacer thickness. Following formation of the sidewall spacers (406), a layer of dielectric material (not shown inFIG. 4 for clarity), typically silicon nitride, known as a pre-metal dielectric liner (PMD liner), is deposited on a top surface of the IC (400), followed by a layer of dielectric material (not shown inFIG. 4 for clarity), typically silicon dioxide or phosphorus doped silicon dioxide, known as a pre-metal dielectric (PMD), on the PMD liner. Following formation of the PMD, fabrication continues with formation of resistor contacts (410), by depositing a layer of photoresist on a top surface of the PMD, defining regions for contacts in the photoresist layer by photolithographic processes, etching holes in the PMD and PMD liner in the regions defined by the photoresist layer, and depositing and selectively removing metal, typically tungsten, in the holes such that electrical contact is made between the contact metal and the underlying resistor elements (404). Fabrication continues with deposition of an intra-level-dielectric layer (not shown inFIG. 4 for clarity), known as the ILD, typically low-k dielectric material such as organo-silicate glass. Metal interconnect lines are formed in the ILD by depositing a layer of photoresist on a top surface of the ILD, defining regions for metal lines in the photoresist layer by photolithographic processes, etching trenches in the ILD down to the tops of the contacts (410) in the regions defined by the photoresist layer, depositing and selectively removing a liner metal and a fill metal, typically copper, to produce a first resistor terminal metal interconnect line (shown schematically by 612), and a second resistor terminal metal interconnect lines (shown schematically by 614). The polysilicon resistor formed by the resistor elements (404), resistor body regions (408), resistor contacts (410), and resistor terminal metal interconnect lines (412, 614 is electrically equivalent to a polysilicon resistor formed of a monolithic piece of polysilicon, with the advantage of being resistant to spatially non-uniform changes in conductivity during laser scan anneal operations.
Claims (9)
1. A method of forming an integrated circuit device, comprising:
forming a dielectric layer over a substrate;
forming a polysilicon layer over the dielectric layer;
segmenting the polysilicon layer into strips of given width separated by segment gaps;
forming sidewall spacers on lateral surfaces of the strips;
implanting the polysilicon strips and adjacent areas of the substrate with dopants;
performing a laser scan anneal by moving a laser beam of given wavelength at an acute angle incident to a top surface of the segmented polysilicon layer in a scan of the top surface with the laser beam moving directed perpendicular to the lateral surfaces of the strips; the given width being less than a characteristic absorption length for the doped polysilicon of the laser beam of the given wavelength;
forming a pre-metal dielectric layer over the annealed polysilicon strips; and
forming contacts through the pre-metal dielectric layer for establishing contact with the underlying polysilicon strips.
2. The method of claim 1 , wherein the given wavelength is 10.6 microns and the given width is less than 1.5 microns.
3. The method of claim 1 , wherein the polysilicon layer is segmented by defining regions for the strips with a photoresist mask, and etching the polysilicon layer in regions not covered with the photoresist mask.
4. The method of claim 1 , wherein the laser beam is incident at approximately 75 degrees from vertical relative to the top surface.
5. The method of claim 1 , wherein the substrate is a silicon substrate of n or p type conductivity with a well region of opposite n or p type conductivity formed between isolation regions therein; the strips are formed over the dielectric layer over the well region; a metal interconnect layer is formed over the pre-metal dielectric layer; and the contacts are formed through the pre-metal dielectric layer between the metal interconnect layer and the strips.
6. The method of claim 5 , wherein first contacts are formed through the pre-metal dielectric layer between a first portion of the metal interconnect layer and first ends of the strips; and second contacts are formed between a second portion of the metal interconnect layer and second ends of the strips.
7. The method of claim 6 , wherein the integrated circuit device comprises a polysilicon resistor; the first contacts and first portion of the metal interconnect layer define a first resistor terminal metal interconnect line; and the second contacts and second portion of the metal interconnect layer define a second resistor terminal metal interconnect line.
8. The method of claim 5 , wherein contact diffused regions are formed in the well region adjacent the strips; first contacts are formed between a first portion of the metal interconnect layer and the strips; and second contacts are formed between a second portion of the metal interconnect layer and the contact diffused regions.
9. The method of claim 6 , wherein the integrated circuit device comprises a polysilicon capacitor; the first contacts and first portion of the metal interconnect layer define a first capacitor plate connection; and the second contacts and second portion of the metal interconnect layer define a second capacitor plate connection.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/048,463 US20110165754A1 (en) | 2007-12-24 | 2011-03-15 | Polysilicon structures resistant to laser anneal lightpipe waveguide effects |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US1653007P | 2007-12-24 | 2007-12-24 | |
US12/047,702 US7906405B2 (en) | 2007-12-24 | 2008-03-13 | Polysilicon structures resistant to laser anneal lightpipe waveguide effects |
US13/048,463 US20110165754A1 (en) | 2007-12-24 | 2011-03-15 | Polysilicon structures resistant to laser anneal lightpipe waveguide effects |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/047,702 Division US7906405B2 (en) | 2007-12-24 | 2008-03-13 | Polysilicon structures resistant to laser anneal lightpipe waveguide effects |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110165754A1 true US20110165754A1 (en) | 2011-07-07 |
Family
ID=40788337
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/047,702 Active 2029-04-11 US7906405B2 (en) | 2007-12-24 | 2008-03-13 | Polysilicon structures resistant to laser anneal lightpipe waveguide effects |
US13/048,463 Abandoned US20110165754A1 (en) | 2007-12-24 | 2011-03-15 | Polysilicon structures resistant to laser anneal lightpipe waveguide effects |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/047,702 Active 2029-04-11 US7906405B2 (en) | 2007-12-24 | 2008-03-13 | Polysilicon structures resistant to laser anneal lightpipe waveguide effects |
Country Status (1)
Country | Link |
---|---|
US (2) | US7906405B2 (en) |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020081799A1 (en) * | 1997-12-27 | 2002-06-27 | Dae-Young Kim | Contact fabrication method for semiconductor device |
US6441339B1 (en) * | 1997-04-04 | 2002-08-27 | Taiyo Yuden Co., Ltd. | Apparatus for manufacturing circuit modules |
US20040102000A1 (en) * | 2002-11-21 | 2004-05-27 | Yaojian Leng | Photon-blocking layer |
US20050048779A1 (en) * | 2003-08-29 | 2005-03-03 | Takayuki Ito | Semiconductor device and method of manufacturing the same |
US20050127299A1 (en) * | 2003-12-16 | 2005-06-16 | Yusuke Nagai | Apparatus for checking a laser processed deteriorated layer |
US20050170568A1 (en) * | 2003-08-13 | 2005-08-04 | Sharp Laboratories Of America, Inc. | Isotropic polycrystalline silicon |
US20060087401A1 (en) * | 2004-09-29 | 2006-04-27 | Kerr Daniel C | Structure and method for adjusting integrated circuit resistor value |
US20060249777A1 (en) * | 1998-01-22 | 2006-11-09 | Micron Technology, Inc. | Device, system, and method for a trench capacitor having micro-roughened semiconductor surfaces |
US20070072382A1 (en) * | 2005-09-28 | 2007-03-29 | Fujitsu Limited | Method of manufacturing semiconductor device |
US20070087488A1 (en) * | 2005-10-18 | 2007-04-19 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20070232039A1 (en) * | 2006-03-30 | 2007-10-04 | Fujitsu Limited | Semiconductor device having shallow B-doped region and its manufacture |
US20070238276A1 (en) * | 2006-04-11 | 2007-10-11 | International Business Machines Corporation | Control of poly-Si depletion in CMOS via gas phase doping |
US20070246796A1 (en) * | 2006-04-25 | 2007-10-25 | Texas Instruments Incorporated | Semiconductor device with improved contact fuse |
US7442625B2 (en) * | 2005-06-28 | 2008-10-28 | Kabushiki Kaisha Toshiba | Apparatus for annealing, method for annealing, and method for manufacturing a semiconductor device |
-
2008
- 2008-03-13 US US12/047,702 patent/US7906405B2/en active Active
-
2011
- 2011-03-15 US US13/048,463 patent/US20110165754A1/en not_active Abandoned
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6441339B1 (en) * | 1997-04-04 | 2002-08-27 | Taiyo Yuden Co., Ltd. | Apparatus for manufacturing circuit modules |
US20020081799A1 (en) * | 1997-12-27 | 2002-06-27 | Dae-Young Kim | Contact fabrication method for semiconductor device |
US20060249777A1 (en) * | 1998-01-22 | 2006-11-09 | Micron Technology, Inc. | Device, system, and method for a trench capacitor having micro-roughened semiconductor surfaces |
US20040102000A1 (en) * | 2002-11-21 | 2004-05-27 | Yaojian Leng | Photon-blocking layer |
US20050170568A1 (en) * | 2003-08-13 | 2005-08-04 | Sharp Laboratories Of America, Inc. | Isotropic polycrystalline silicon |
US20050048779A1 (en) * | 2003-08-29 | 2005-03-03 | Takayuki Ito | Semiconductor device and method of manufacturing the same |
US20050127299A1 (en) * | 2003-12-16 | 2005-06-16 | Yusuke Nagai | Apparatus for checking a laser processed deteriorated layer |
US20060087401A1 (en) * | 2004-09-29 | 2006-04-27 | Kerr Daniel C | Structure and method for adjusting integrated circuit resistor value |
US7442625B2 (en) * | 2005-06-28 | 2008-10-28 | Kabushiki Kaisha Toshiba | Apparatus for annealing, method for annealing, and method for manufacturing a semiconductor device |
US20070072382A1 (en) * | 2005-09-28 | 2007-03-29 | Fujitsu Limited | Method of manufacturing semiconductor device |
US20070087488A1 (en) * | 2005-10-18 | 2007-04-19 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20070232039A1 (en) * | 2006-03-30 | 2007-10-04 | Fujitsu Limited | Semiconductor device having shallow B-doped region and its manufacture |
US20070238276A1 (en) * | 2006-04-11 | 2007-10-11 | International Business Machines Corporation | Control of poly-Si depletion in CMOS via gas phase doping |
US20070246796A1 (en) * | 2006-04-25 | 2007-10-25 | Texas Instruments Incorporated | Semiconductor device with improved contact fuse |
Also Published As
Publication number | Publication date |
---|---|
US20090161290A1 (en) | 2009-06-25 |
US7906405B2 (en) | 2011-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7645665B2 (en) | Semiconductor device having shallow b-doped region and its manufacture | |
US4703551A (en) | Process for forming LDD MOS/CMOS structures | |
US4468855A (en) | Method of making aluminum gate self-aligned FET by selective beam annealing through reflective and antireflective coatings | |
US6960512B2 (en) | Method for manufacturing a semiconductor device having an improved disposable spacer | |
US4272880A (en) | MOS/SOS Process | |
US5272099A (en) | Fabrication of transistor contacts | |
US8283702B2 (en) | Process for manufacturing a large-scale integration MOS device and corresponding MOS device | |
KR20080056636A (en) | Manufacturing method of semiconductor device | |
US20130267083A1 (en) | Producing method for semiconductor device | |
US9793337B2 (en) | Integrated circuits and fabrication methods thereof | |
US20090160010A1 (en) | Semiconductor device and method for manufacturing the device | |
KR20100103302A (en) | Method of fabricating semiconductor devices | |
JP2009130243A (en) | Method for manufacturing semiconductor device | |
US9184163B1 (en) | Low cost transistors | |
CN109728095B (en) | Semiconductor device and method for manufacturing the same | |
KR100699607B1 (en) | A method of producing a schottky varicap | |
JP4733912B2 (en) | Manufacturing method of semiconductor device | |
US20050026342A1 (en) | Semiconductor device having improved short channel effects, and method of forming thereof | |
US7906405B2 (en) | Polysilicon structures resistant to laser anneal lightpipe waveguide effects | |
US5798295A (en) | Method for forming a buried contact on a semiconductor substrate | |
US6500765B2 (en) | Method for manufacturing dual-spacer structure | |
US6867080B1 (en) | Polysilicon tilting to prevent geometry effects during laser thermal annealing | |
US20010044191A1 (en) | Method for manufacturing semiconductor device | |
KR101310778B1 (en) | Thermal Leveling for Semiconductor Devices | |
US6936514B1 (en) | Semiconductor component and method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |