US20110153961A1 - Storage device with function of voltage abnormal protection and operation method thereof - Google Patents
Storage device with function of voltage abnormal protection and operation method thereof Download PDFInfo
- Publication number
- US20110153961A1 US20110153961A1 US12/797,604 US79760410A US2011153961A1 US 20110153961 A1 US20110153961 A1 US 20110153961A1 US 79760410 A US79760410 A US 79760410A US 2011153961 A1 US2011153961 A1 US 2011153961A1
- Authority
- US
- United States
- Prior art keywords
- volatile memory
- voltage
- power source
- memory
- external power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3058—Monitoring arrangements for monitoring environmental properties or parameters of the computing system or of the computing system component, e.g. monitoring of power, currents, temperature, humidity, position, vibrations
- G06F11/3062—Monitoring arrangements for monitoring environmental properties or parameters of the computing system or of the computing system component, e.g. monitoring of power, currents, temperature, humidity, position, vibrations where the monitored property is the power consumption
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/30—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations
- G06F1/305—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations in the event of power-supply fluctuations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
- G06F11/3034—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system component is a storage system, e.g. DASD based or network based
Definitions
- the present invention relates to electronic storage devices and operation methods thereof, and more particularly to non-volatile electronic storage devices with functions of voltage abnormal protection and operation methods of such non-volatile electronic storage devices.
- Volatile memory devices allow high speed read and write operations, but lose data when disconnected from an external power source.
- nonvolatile memory devices retain stored information even when disconnected from an external power source.
- flash memories are common forms of the nonvolatile memory devices and are widely used in electronic products as data storages because of their high speed of read and write, power save and high reliabilities etc.
- a nonvolatile memory device receives a power from an external power source and then converts the external power source to suitable working voltage for the nonvolatile memory device.
- a control unit of the nonvolatile memory device is adapted for receiving operation instructions sent by a host device to which the nonvolatile memory device connects. According to such operation instructions, the nonvolatile memory device handles data exchanges with the host device.
- the nonvolatile memory device may be destroyed due to the following possibilities. Firstly, the data planned to be stored in the memory page is destroyed; Secondly, the data which has already been stored in the memory page is destroyed because of such error; Thirdly, potential unreliable memory pages which can't work anymore, may come into being caused by the incomplete memory page; Fourthly, the nonvolatile memory device doesn't work anymore because that the management data thereof has been destroyed.
- an improved storage device and an improved operation method thereof with functions of voltage monitoring and voltage abnormal protection are needed to solve the problems above.
- the present invention discloses a storage device and an operation method thereof.
- the storage device with a function of voltage abnormal protection includes a non-volatile memory for storing data, a control unit, a power supply unit and a power monitor unit for monitoring the external power source.
- the control unit is electrically coupled to the non-volatile memory in order to access the non-volatile memory.
- the power supply unit is electrically coupled to an external power source and converts the external power source to a suitable voltage for working of the non-volatile memory and the control unit.
- the power monitor unit connects the external power source and the power supply unit.
- the power monitor unit is located between the external power source and the power supply unit.
- the power monitor unit is electrically coupled to the control unit.
- a control signal is transmitted into the control unit so as to stop accessing the non-volatile memory.
- the non-volatile memory finishes the last processing procedure according to the last programming instruction sent by the control unit before the control signal for protecting the data stored in the non-volatile memory.
- a method for operating a storage device with a non-volatile memory and a control unit includes steps of: a) receiving a voltage of an external power source; b) converting the voltage of the external power source to a suitable voltage for working of the non-volatile memory and the control unit; and c) monitoring the voltage of the external power source.
- V th a low voltage threshold of the non-volatile memory
- a control signal is transmitted into the control unit so as to stop accessing the non-volatile memory.
- the non-volatile memory finishes the last processing procedure according to the last programming instruction sent by the control unit before the control signal for protecting the data stored in the non-volatile memory.
- FIG. 1 is a schematic block diagram representation of a storage device in accordance with an embodiment of the present invention
- FIG. 2 is an operation sequence diagram of the storage device in accordance with an embodiment of the present invention.
- FIG. 3 is a flowchart representation a method for operating the storage device in accordance with an embodiment of the present invention.
- the storage device 1 includes a non-volatile memory 10 for storing data, a control unit 20 electrically coupled to the non-volatile memory 10 , a power supply unit 30 and a power monitor unit 40 .
- the storage device 1 is connectable to a peripheral host device, such as a computer system (not shown), for executing instructions/data sent by the host device in order to access the non-volatile memory 10 via the control unit 20 .
- the power supply unit 30 is electrically coupled to an external power source for receiving a voltage thereof.
- the power supply unit 30 includes a voltage converting circuit and/or a voltage stabilizing circuit.
- the voltage converting circuit adjusts the voltage of the external power source to a suitable working voltage provided for the non-volatile memory 10 and the control unit 20 .
- the voltage stabilizing circuit is adapted for invariably keeping the suitable working voltage. According to the embodiment of the present invention, a 5 volt voltage of the external power source is converted to a 3.3 volt voltage by the voltage converting circuit such as a DC-to-DC converting circuit.
- the 3.3 volt voltage is a suitable working voltage of the non-volatile memory 10 and the control unit 20 .
- the voltage stabilizing circuit keeps the 3.3 volt voltage invariably in spite of the fluctuation of the external power source so that the non-volatile memory 10 and the control unit 20 can work in normal status.
- the power monitor unit 40 is located between the external power source and the power supply unit 30 , and is electrically connected to the control unit 20 .
- a control signal is then transmitted into the control unit 20 so as to stop accessing the non-volatile memory 10 .
- the control signal is a reset signal indicating that the control unit 20 is going to be reset, or a busy signal indicating that the non-volatile memory 10 is busy.
- the control signal can be of other types' description of which are omitted hereinafter.
- the non-volatile memory 10 includes a cache 12 and an array of memory cells 14 .
- the non-volatile memory 10 finishes the last processing procedure according to the last operation instruction sent just before the control signal.
- the processing procedure is writing data or erasing data. Take the writing data procedure for example, even if the voltage of the external power source falls below the low voltage threshold (V th ), the non-volatile memory 10 can still copy data which has been prestored in the cache 12 , to the memory cells 14 . However, this copy procedure is the last processing procedure and the following processing procedure is stopped because the control unit 20 doesn't access the non-volatile memory 10 anymore.
- FIG. 2 an operation sequence diagram of the storage device 1 is disclosed.
- the power monitor unit 40 detects that the voltage (5 volts for example) of the external power source decreases gradually. Because the power supply unit 30 can stabilize the voltage, under this condition, the working voltage (3.3 volts for example) of the non-volatile memory 10 and the control unit 20 can still be provided.
- V th the low voltage threshold
- a control signal is given by the power monitor unit 40 to the control unit 20 . The control signal indicates that accessing the non-volatile memory 10 must be stopped.
- control unit 20 When the control unit 20 sends an operation instruction to stop accessing the non-volatile memory 10 as shown at point B. Take a reset signal as the control signal for the following description. Corresponding to point B, the working voltage (3.3 volts for example) of the non-volatile memory 10 can still be provided, as described above. Then, the voltage of the external power source further decreases till the power supply unit 30 can't provide the working voltage for the non-volatile memory 10 as shown at point C.
- the intrinsic processing procedure of the non-volatile memory 10 can still works as long as the voltage of the external power source is still much higher than the minimum working voltage (V memory — min ) of the non-volatile memory 10 .
- the data prestored in the cache 12 can still be copied to the memory cells 14 before the voltage of the external power source falling below the minimum working voltage (V memory — min ).
- V memory — min the minimum working voltage
- the time (t RESET ) of the voltage decreasing from the V th to the V memory — min is enough for copying the data prestored in the cache 12 to the memory cells 14 . That is to say, the time (t RESET ) is much longer than the time (t PROG ) which is used for copying the data from the cache 12 to the memory cells 14 .
- the non-volatile memory 10 can finish the last processing procedure. According to the present invention, even if the external power source occurs an error, such as power failure, the last processing procedure of the non-volatile memory 10 can still be finished as a result that the instructions/data stored in the non-volatile memory 10 can be protected.
- a method for operating the storage device 1 comprises the steps of: firstly, receiving a voltage of an external power source (step 10 ); secondly, determining whether the voltage of the external power source is lower than the V th or not (step 20 ); If the voltage of the external power source doesn't fall below the V th , the step returns back to the step 10 . If an error occurs and the voltage of the external power source falls below the V th , a control signal is transmitted into the control unit 20 in order to stop accessing the non-volatile memory 10 (step 30 ). However, the non-volatile memory finishes a processing procedure according to the last instruction sent by the control unit 20 before the voltage of the external power source decreases to fall below the V memory — min . As a result, the data stored in the non-volatile memory 10 can be protected without doubt.
- the non-volatile memory 10 is selected, alone or in combination, from flash memory, phase change memory (PCM), ferroelectric random access memory (FeRAM) and magnetic random access memory (MRAM).
- PCM phase change memory
- FeRAM ferroelectric random access memory
- MRAM magnetic random access memory
- At least one of the power supply unit 30 and the power monitor unit 40 is packaged with the control unit 20 in a single chip.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Mathematical Physics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
The present invention discloses a storage device and an operation method thereof. The storage device includes a non-volatile memory for storing data, a control unit coupled to the non-volatile memory, a power supply unit coupled to an external power source and converting the external power source to a suitable voltage for the non-volatile memory and the control unit, and a power monitor unit for monitoring the external power source. When the external power source falls below a low voltage threshold of the non-volatile memory, a control signal is transmitted into the control unit so as to stop accessing the non-volatile memory. The non-volatile memory finishes the last processing procedure according to the last programming instruction sent by the control unit before the control signal for protecting the data stored in the non-volatile memory.
Description
- 1. Field of the Invention
- The present invention relates to electronic storage devices and operation methods thereof, and more particularly to non-volatile electronic storage devices with functions of voltage abnormal protection and operation methods of such non-volatile electronic storage devices.
- 2. Description of Related Art
- Electronic memory devices can be roughly classified into volatile and nonvolatile ones. Volatile memory devices allow high speed read and write operations, but lose data when disconnected from an external power source. On the other hand, nonvolatile memory devices retain stored information even when disconnected from an external power source. As is known, flash memories are common forms of the nonvolatile memory devices and are widely used in electronic products as data storages because of their high speed of read and write, power save and high reliabilities etc.
- Usually, a nonvolatile memory device receives a power from an external power source and then converts the external power source to suitable working voltage for the nonvolatile memory device. A control unit of the nonvolatile memory device is adapted for receiving operation instructions sent by a host device to which the nonvolatile memory device connects. According to such operation instructions, the nonvolatile memory device handles data exchanges with the host device.
- However, if an error, such as power failure, occurs when the nonvolatile memory device is in normal working status, the working memory page of the nonvolatile memory device may be incomplete during processes of writing data or erasing data. As a result, the nonvolatile memory device may be destroyed due to the following possibilities. Firstly, the data planned to be stored in the memory page is destroyed; Secondly, the data which has already been stored in the memory page is destroyed because of such error; Thirdly, potential unreliable memory pages which can't work anymore, may come into being caused by the incomplete memory page; Fourthly, the nonvolatile memory device doesn't work anymore because that the management data thereof has been destroyed.
- Hence, an improved storage device and an improved operation method thereof with functions of voltage monitoring and voltage abnormal protection are needed to solve the problems above.
- The present invention discloses a storage device and an operation method thereof. The storage device with a function of voltage abnormal protection includes a non-volatile memory for storing data, a control unit, a power supply unit and a power monitor unit for monitoring the external power source. The control unit is electrically coupled to the non-volatile memory in order to access the non-volatile memory. The power supply unit is electrically coupled to an external power source and converts the external power source to a suitable voltage for working of the non-volatile memory and the control unit. The power monitor unit connects the external power source and the power supply unit. The power monitor unit is located between the external power source and the power supply unit. The power monitor unit is electrically coupled to the control unit. When the external power source falls below a low voltage threshold of the non-volatile memory, a control signal is transmitted into the control unit so as to stop accessing the non-volatile memory. The non-volatile memory finishes the last processing procedure according to the last programming instruction sent by the control unit before the control signal for protecting the data stored in the non-volatile memory.
- A method for operating a storage device with a non-volatile memory and a control unit includes steps of: a) receiving a voltage of an external power source; b) converting the voltage of the external power source to a suitable voltage for working of the non-volatile memory and the control unit; and c) monitoring the voltage of the external power source. When the voltage of the external power source falls below a low voltage threshold (Vth) of the non-volatile memory, a control signal is transmitted into the control unit so as to stop accessing the non-volatile memory. Before stop accessing the non-volatile memory, the non-volatile memory finishes the last processing procedure according to the last programming instruction sent by the control unit before the control signal for protecting the data stored in the non-volatile memory.
- The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention.
- The features of this invention which are believed to be novel are set forth with particularity in the appended claims. The invention, together with its objects and the advantages thereof, may be best understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements in the figures and in which:
-
FIG. 1 is a schematic block diagram representation of a storage device in accordance with an embodiment of the present invention; -
FIG. 2 is an operation sequence diagram of the storage device in accordance with an embodiment of the present invention; and -
FIG. 3 is a flowchart representation a method for operating the storage device in accordance with an embodiment of the present invention. - Reference will now be made to the drawing figures to describe the embodiments of the present invention in detail. In the following description, the same drawing reference numerals are used for the same elements in different drawings.
- Referring to
FIG. 1 , astorage device 1 in accordance with an embodiment of the present invention is disclosed. Thestorage device 1 includes anon-volatile memory 10 for storing data, acontrol unit 20 electrically coupled to thenon-volatile memory 10, apower supply unit 30 and apower monitor unit 40. Thestorage device 1 is connectable to a peripheral host device, such as a computer system (not shown), for executing instructions/data sent by the host device in order to access thenon-volatile memory 10 via thecontrol unit 20. - The
power supply unit 30 is electrically coupled to an external power source for receiving a voltage thereof. Thepower supply unit 30 includes a voltage converting circuit and/or a voltage stabilizing circuit. The voltage converting circuit adjusts the voltage of the external power source to a suitable working voltage provided for thenon-volatile memory 10 and thecontrol unit 20. The voltage stabilizing circuit is adapted for invariably keeping the suitable working voltage. According to the embodiment of the present invention, a 5 volt voltage of the external power source is converted to a 3.3 volt voltage by the voltage converting circuit such as a DC-to-DC converting circuit. The 3.3 volt voltage is a suitable working voltage of thenon-volatile memory 10 and thecontrol unit 20. The voltage stabilizing circuit keeps the 3.3 volt voltage invariably in spite of the fluctuation of the external power source so that thenon-volatile memory 10 and thecontrol unit 20 can work in normal status. - The
power monitor unit 40 is located between the external power source and thepower supply unit 30, and is electrically connected to thecontrol unit 20. When the voltage of the external power source is detected falling below a low voltage threshold (Vth) of thenon-volatile memory 10, a control signal is then transmitted into thecontrol unit 20 so as to stop accessing thenon-volatile memory 10. According to the embodiment of the present invention, the control signal is a reset signal indicating that thecontrol unit 20 is going to be reset, or a busy signal indicating that thenon-volatile memory 10 is busy. However, it is easy to those of ordinary skill in the art to realize that the control signal can be of other types' description of which are omitted hereinafter. - As shown in
FIG. 1 , thenon-volatile memory 10 includes acache 12 and an array ofmemory cells 14. Thenon-volatile memory 10 finishes the last processing procedure according to the last operation instruction sent just before the control signal. The processing procedure is writing data or erasing data. Take the writing data procedure for example, even if the voltage of the external power source falls below the low voltage threshold (Vth), thenon-volatile memory 10 can still copy data which has been prestored in thecache 12, to thememory cells 14. However, this copy procedure is the last processing procedure and the following processing procedure is stopped because thecontrol unit 20 doesn't access thenon-volatile memory 10 anymore. - Referring to
FIG. 2 , an operation sequence diagram of thestorage device 1 is disclosed. In the event of an error, such as power failure, as shown at point A, thepower monitor unit 40 detects that the voltage (5 volts for example) of the external power source decreases gradually. Because thepower supply unit 30 can stabilize the voltage, under this condition, the working voltage (3.3 volts for example) of thenon-volatile memory 10 and thecontrol unit 20 can still be provided. When the voltage of the external power source decreases from 5 volts to fall below the low voltage threshold (Vth), such as 4 volts, a control signal is given by thepower monitor unit 40 to thecontrol unit 20. The control signal indicates that accessing thenon-volatile memory 10 must be stopped. - When the
control unit 20 sends an operation instruction to stop accessing thenon-volatile memory 10 as shown at point B. Take a reset signal as the control signal for the following description. Corresponding to point B, the working voltage (3.3 volts for example) of thenon-volatile memory 10 can still be provided, as described above. Then, the voltage of the external power source further decreases till thepower supply unit 30 can't provide the working voltage for thenon-volatile memory 10 as shown at point C. However, even if the voltage provided for thenon-volatile memory 10 is decreasing, the intrinsic processing procedure of thenon-volatile memory 10 can still works as long as the voltage of the external power source is still much higher than the minimum working voltage (Vmemory— min) of thenon-volatile memory 10. - Take the procedure of writing data for example, once a programming instruction is received by the
non-volatile memory 10 before the control signal which indicates stop accessing thenon-volatile memory 10, the data prestored in thecache 12 can still be copied to thememory cells 14 before the voltage of the external power source falling below the minimum working voltage (Vmemory— min). As shown inFIG. 2 , the time (tRESET) of the voltage decreasing from the Vth to the Vmemory— min is enough for copying the data prestored in thecache 12 to thememory cells 14. That is to say, the time (tRESET) is much longer than the time (tPROG) which is used for copying the data from thecache 12 to thememory cells 14. As a result, thenon-volatile memory 10 can finish the last processing procedure. According to the present invention, even if the external power source occurs an error, such as power failure, the last processing procedure of thenon-volatile memory 10 can still be finished as a result that the instructions/data stored in thenon-volatile memory 10 can be protected. - Referring to
FIG. 3 , a method for operating thestorage device 1 comprises the steps of: firstly, receiving a voltage of an external power source (step 10); secondly, determining whether the voltage of the external power source is lower than the Vth or not (step 20); If the voltage of the external power source doesn't fall below the Vth, the step returns back to thestep 10. If an error occurs and the voltage of the external power source falls below the Vth, a control signal is transmitted into thecontrol unit 20 in order to stop accessing the non-volatile memory 10 (step 30). However, the non-volatile memory finishes a processing procedure according to the last instruction sent by thecontrol unit 20 before the voltage of the external power source decreases to fall below the Vmemory— min. As a result, the data stored in thenon-volatile memory 10 can be protected without doubt. - According to the embodiment of the present invention, the
non-volatile memory 10 is selected, alone or in combination, from flash memory, phase change memory (PCM), ferroelectric random access memory (FeRAM) and magnetic random access memory (MRAM). - Besides, in order to cost down, at least one of the
power supply unit 30 and thepower monitor unit 40 is packaged with thecontrol unit 20 in a single chip. - It is to be understood, however, that even though numerous, characteristics and advantages of the present invention have been set forth in the foregoing description, together with details of the structure and function of the invention, the disclosed is illustrative only, and changes may be made in detail, especially in matters of number, shape, size, and arrangement of parts within the principles of the invention to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.
Claims (20)
1. A storage device with a function of voltage abnormal protection, comprising:
a non-volatile memory for storing data;
a control unit electrically coupled to the non-volatile memory in order to access the non-volatile memory;
a power supply unit electrically coupled to an external power source and converting the external power source to a suitable voltage for working of the non-volatile memory and the control unit; and
a power monitor unit connecting the external power source and the power supply unit, the power monitor unit being located between the external power source and the power supply unit, the power monitor unit being electrically coupled to the control unit and monitoring the external power source; wherein
when the external power source falls below a low voltage threshold (Vth) of the non-volatile memory, a control signal is transmitted into the control unit so as to stop accessing the non-volatile memory; and wherein
the non-volatile memory finishes the last processing procedure according to the last programming instruction sent by the control unit, the last programming instruction being sent just before the control signal.
2. The storage device according to claim 1 , wherein the non-volatile memory comprises a cache and an array of memory cells for storing data, the data prestored in the cache can still be copied to the memory cells before the voltage of the external power source falls below a minimum working voltage (Vmemory — min) of the non-volatile memory.
3. The storage device according to claim 2 , wherein a time (tRESET) of the voltage of the external power source decreasing from the low voltage threshold (Vth) to the minimum working voltage (Vmemory — min) is much longer than another time (tPROG) for copying the data from the cache to the memory cells.
4. The storage device according to claim 1 , wherein the last processing procedure is writing data.
5. The storage device according to claim 1 , wherein the last processing procedure is erasing data.
6. The storage device according to claim 1 , wherein the control signal is a reset signal indicated that the control unit is going to be reset.
7. The storage device according to claim 1 , wherein the control signal is a busy signal indicated that the non-volatile memory is busy.
8. The storage device according to claim 1 , wherein the power supply unit comprises at least one of a voltage converting circuit and a voltage stabilizing circuit.
9. The storage device according to claim 8 , wherein the power supply unit comprises both the voltage converting circuit and the voltage stabilizing circuit.
10. The storage device according to claim 1 , wherein the non-volatile memory is selected, alone or in combination, from flash memory, phase change memory, ferroelectric random access memory and magnetic random access memory.
11. The storage device according to claim 1 , wherein at least one of the power supply unit and the power monitor unit is packaged with the control unit in a single chip.
12. An operation method of a storage device with a non-volatile memory and a control unit, comprising steps of:
a) receiving a voltage of an external power source;
b) converting the voltage of the external power source to a suitable voltage for working of the non-volatile memory and the control unit; and
c) monitoring the voltage of the external power source; wherein
when the voltage of the external power source falls below a low voltage threshold (Vth) of the non-volatile memory, a control signal is transmitted into the control unit so as to stop accessing the non-volatile memory; and wherein
before stop accessing the non-volatile memory, the non-volatile memory finishes the last processing procedure according to the last programming instruction sent by the control unit, the last programming instruction being sent just before the control signal.
13. The operation method according to claim 12 , wherein the processing procedure is writing data.
14. The operation method according to claim 12 , wherein the processing procedure is erasing data.
15. The operation method according to claim 12 , wherein the control signal is a reset signal indicated that the control unit is going to be reset.
16. The operation method according to claim 12 , wherein the control signal is a busy signal indicated that the non-volatile memory is busy.
17. The operation method according to claim 12 , further comprising a voltage stabilizing process in the step b).
18. The operation method according to claim 12 , wherein the non-volatile memory comprises a cache and an array of memory cells for storing data, the data prestored in the cache can still be copied to the memory cells before the voltage of the external power source falls below a minimum working voltage (Vmemory — min) of the non-volatile memory.
19. The operation method according to claim 18 , wherein a time (tRESET) of the voltage of the external power source decreasing from the low voltage threshold (Vth) to the minimum working voltage (Vmemory — min) is much longer than another time (tPROG) for copying the data from the cache to the memory cells.
20. The operation method according to claim 12 , wherein the non-volatile memory is selected, alone or in combination, from flash memory, phase change memory, ferroelectric random access memory and magnetic random access memory.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200910264744.3 | 2009-12-23 | ||
CN2009102647443A CN102110027A (en) | 2009-12-23 | 2009-12-23 | Storage device with abnormal voltage protection and operating method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110153961A1 true US20110153961A1 (en) | 2011-06-23 |
Family
ID=44152767
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/797,604 Abandoned US20110153961A1 (en) | 2009-12-23 | 2010-06-09 | Storage device with function of voltage abnormal protection and operation method thereof |
Country Status (2)
Country | Link |
---|---|
US (1) | US20110153961A1 (en) |
CN (1) | CN102110027A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3055865A4 (en) * | 2013-11-11 | 2017-06-21 | Samsung Electronics Co., Ltd. | Method and device for protecting data of flash memory |
KR20200042067A (en) * | 2018-10-12 | 2020-04-23 | 윈본드 일렉트로닉스 코포레이션 | Semiconductor device |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020184459A1 (en) * | 2001-06-05 | 2002-12-05 | Carl Taussig | Digital camera memory system |
US20060136758A1 (en) * | 2004-12-16 | 2006-06-22 | Jeong-Hyon Yoon | Power off controllers and memory storage apparatus including the same and methods for operating the same |
US7490266B2 (en) * | 2006-02-13 | 2009-02-10 | Freescale Semiconductor, Inc. | Integrated circuit and processing system with improved power source monitoring and methods for use therewith |
US20090070748A1 (en) * | 2007-09-12 | 2009-03-12 | Lin Jason T | Pointers for write abort handling |
US20090249087A1 (en) * | 2008-03-25 | 2009-10-01 | Nir Jacob Wakrat | Power Event Indicator for Managed Memory Device |
US20100023800A1 (en) * | 2005-09-26 | 2010-01-28 | Eliyahou Harari | NAND Flash Memory Controller Exporting a NAND Interface |
US20100235568A1 (en) * | 2009-03-12 | 2010-09-16 | Toshiba Storage Device Corporation | Storage device using non-volatile memory |
US20100275050A1 (en) * | 2009-04-27 | 2010-10-28 | Samsung Electronics Co., Ltd. | Data storage device including current detector |
US20100332862A1 (en) * | 2009-06-26 | 2010-12-30 | Nathan Loren Lester | Systems, methods and devices for power control in memory devices storing sensitive data |
US20110107012A1 (en) * | 2009-10-30 | 2011-05-05 | Western Digital Technologies, Inc. | Non-volatile semiconductor memory comprising power fail circuitry for flushing write data in response to a power fail signal |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101339802B (en) * | 2007-07-06 | 2010-09-01 | 研祥智能科技股份有限公司 | Electronic hard disc and electronic apparatus |
-
2009
- 2009-12-23 CN CN2009102647443A patent/CN102110027A/en active Pending
-
2010
- 2010-06-09 US US12/797,604 patent/US20110153961A1/en not_active Abandoned
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020184459A1 (en) * | 2001-06-05 | 2002-12-05 | Carl Taussig | Digital camera memory system |
US20060136758A1 (en) * | 2004-12-16 | 2006-06-22 | Jeong-Hyon Yoon | Power off controllers and memory storage apparatus including the same and methods for operating the same |
US20100023800A1 (en) * | 2005-09-26 | 2010-01-28 | Eliyahou Harari | NAND Flash Memory Controller Exporting a NAND Interface |
US7490266B2 (en) * | 2006-02-13 | 2009-02-10 | Freescale Semiconductor, Inc. | Integrated circuit and processing system with improved power source monitoring and methods for use therewith |
US20090070748A1 (en) * | 2007-09-12 | 2009-03-12 | Lin Jason T | Pointers for write abort handling |
US20090249087A1 (en) * | 2008-03-25 | 2009-10-01 | Nir Jacob Wakrat | Power Event Indicator for Managed Memory Device |
US20100235568A1 (en) * | 2009-03-12 | 2010-09-16 | Toshiba Storage Device Corporation | Storage device using non-volatile memory |
US20100275050A1 (en) * | 2009-04-27 | 2010-10-28 | Samsung Electronics Co., Ltd. | Data storage device including current detector |
US20100332862A1 (en) * | 2009-06-26 | 2010-12-30 | Nathan Loren Lester | Systems, methods and devices for power control in memory devices storing sensitive data |
US20110107012A1 (en) * | 2009-10-30 | 2011-05-05 | Western Digital Technologies, Inc. | Non-volatile semiconductor memory comprising power fail circuitry for flushing write data in response to a power fail signal |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3055865A4 (en) * | 2013-11-11 | 2017-06-21 | Samsung Electronics Co., Ltd. | Method and device for protecting data of flash memory |
KR20200042067A (en) * | 2018-10-12 | 2020-04-23 | 윈본드 일렉트로닉스 코포레이션 | Semiconductor device |
KR102148569B1 (en) | 2018-10-12 | 2020-08-27 | 윈본드 일렉트로닉스 코포레이션 | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
CN102110027A (en) | 2011-06-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101986872B1 (en) | Memory chip power management | |
KR101815136B1 (en) | Method and apparatus for protecting data of flash memory | |
US12079060B2 (en) | Memory system | |
US8351288B2 (en) | Flash storage device and data protection method thereof | |
US8891301B1 (en) | Power drop protection for a data storage device | |
US20110271041A1 (en) | Electronic device comprising flash memory and related method of handling program failures | |
US20160179596A1 (en) | Operating method of data storage device | |
KR20150016915A (en) | Method for managing memory apparatus, associated memory apparatus thereof and associated controller thereof | |
CN109426627B (en) | Data storage device and operation method thereof | |
US9507710B2 (en) | Command execution using existing address information | |
US10248503B2 (en) | Data storage device and operating method thereof | |
US11126379B2 (en) | Memory system | |
US7773406B2 (en) | Ferroelectric random access memory circuits for guarding against operation with out-of-range voltages | |
US20110153961A1 (en) | Storage device with function of voltage abnormal protection and operation method thereof | |
US10713105B2 (en) | Operating method of memory controller, storage device including the same, and operating method of storage device | |
US9852067B2 (en) | Data storage device and operating method thereof | |
US10002673B2 (en) | Flash memory data storage device and programming method thereof | |
US20240170036A1 (en) | Data storage device and data protection method thereof | |
CN110491427B (en) | Nonvolatile memory device and memory system including the same | |
US10186324B2 (en) | Nonvolatile memory device, memory system including thereof and operating method thereof | |
KR20230106020A (en) | Memory system and operating method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: A-DATA TECHNOLOGY (SUZHOU) CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHAO, HAO-PO;LEE, CHUNG-HSUN;REEL/FRAME:024512/0447 Effective date: 20100316 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |