US20110110162A1 - Structures and methods for reading out non-volatile memories - Google Patents
Structures and methods for reading out non-volatile memories Download PDFInfo
- Publication number
- US20110110162A1 US20110110162A1 US12/614,280 US61428009A US2011110162A1 US 20110110162 A1 US20110110162 A1 US 20110110162A1 US 61428009 A US61428009 A US 61428009A US 2011110162 A1 US2011110162 A1 US 2011110162A1
- Authority
- US
- United States
- Prior art keywords
- bit line
- transistor
- state
- circuit
- memory cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/062—Differential amplifiers of non-latching type, e.g. comparators, long-tailed pairs
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/06—Sense amplifier related aspects
- G11C2207/063—Current sense amplifiers
Definitions
- the present invention relates to an integrated circuit for sensing stored information of a non-volatile memory (NVM).
- NVM non-volatile memory
- the present invention relates to circuitry and operating method that are applied to sense information stored on NVM devices (e.g., electrically erasable programmable read-only memory (EEPROM), read only memories (ROMs), phase-change memories (PCMs), and magneto-resistive random memories (MRAMs)).
- EEPROM electrically erasable programmable read-only memory
- ROMs read only memories
- PCMs phase-change memories
- MRAMs magneto-resistive random memories
- a readout circuitry detects and determines the content stored in a selected NVM cell.
- the stored information is represented by one of several possible values of its electrical conductance characteristics. The selected values are kept even after the NVM device's power is withdrawn or cut off.
- an EEPROM cell can represent its stored information by adopting in a metal-oxide-semiconductor field effect transistor (MOSFET) one of several threshold voltages. The selected threshold voltage is achieved by storing a known amount of charge in between the MOSFET's control gate and its channel.
- a ROM cell can represent a binary stored value by having a connection or not having a connection between a MOSFET and a bit line.
- a PCM represents a binary stored value by being in either a high electrical conductance state or a low electrical conductance state, according to whether a silicon layer in the device is in an amorphous phase or a polycrystalline phase.
- the stored information in an NVM cell can be determined by measuring an electrical conductance in the NVM cell, and by requiring that the conductance characteristics remain even after power is turned off.
- one way to read out the stored data in a selected NVM cell is to apply a bias voltage to the NVM cell and measure the resulting current.
- cell current from NVM cell 102 responsive to the input bias voltage on word line 101 is pre-amplified at current amplifier 103 and compared with a reference current generated by reference current generation circuit 104 .
- the two currents may be compared using differential amplifier comparator 105 .
- the output value of comparator 105 represents either a high NVM electrical conductance, corresponding to detecting a large resulting current, and a low NVM electrical conductance, corresponding to detecting a low resulting current.
- readout circuitry and operating methods thereof eliminate the requirement for a large steady current during both sensing and standby modes of operation, thus achieving low power consumption during reading out of NVM data.
- readout circuitry of the present invention does not require a reference current or voltage. Thus, circuit complexity inherent in generating a reference current is avoided.
- a non-differential type readout circuitry avoids the offset caused by device mismatch.
- FIG. 1 shows a prior art NVM cell readout circuit 100 .
- FIG. 2 shows readout circuit 200 , in accordance with one embodiment of the present invention.
- FIG. 3 illustrates the operations of readout circuitry 200 of FIG. 2 , in accordance with one embodiment of the present invention.
- FIG. 4 shows a circuit schematic for a NOR-type flash EEPROM array 400 , in accordance with one embodiment of the present invention.
- FIG. 5 show simulation results that illustrate the operations of readout circuitry 420 included in the NOR-type flash EEPROM array 400 of FIG. 4 , in accordance with one embodiment of the present invention.
- FIG. 6 shows circuit schematic for a NAND-type flash EEPROM array 600 , in accordance with one embodiment of the present invention.
- FIG. 7 shows circuit schematic for a NOR-type ROM array 700 , in accordance with one embodiment of the present invention.
- FIG. 8 shows circuit schematic for a phase change memory (PCM) array 700 , in accordance with one embodiment of the present invention.
- PCM phase change memory
- FIG. 9 shows readout circuit 900 , in accordance with a second embodiment of the present invention.
- FIG. 10 illustrates the operations of readout circuitry 900 of FIG. 9 , in accordance with one embodiment of the present invention.
- FIGS. 2 and 3 show, respectively, readout circuit 200 and its operations, in accordance with one embodiment of the present invention.
- the source electrode and the drain electrode of P-type MOSFET MP 1 are connected to read voltage bias V R and to bit line 201 connected to NVM cell 202 , which stored information is to be read.
- signal “Sense Enable” i.e., waveform 302 of FIG. 3
- bit line 201 is pulled (“pre-charged”) to read voltage bias V R .
- NVM cells connected to bit line 201 are not selected (i.e., word line 205 is at a “low” state; see, waveform 303 of FIG. 3 ), and thus are not activated. Consequently, the electrical conductance of NVM cell 202 is low.
- the voltage V R on bit line 201 turns on NMOS transistor MN 3 , which pulls node 204 (signal D , waveform 307 ) to the ground reference, thus rendering PMOS transistor MP 4 conducting, pulling node 203 (signal “D,” waveform 306 ) to core “high” voltage V CC .
- complementary data output terminals 203 and 204 are set to “high” and “low” states (“default states”).
- the voltage at the gate terminal of PMOS transistor MP 1 i.e., signal “Sense Enable,” waveform 302 of FIG. 3
- a “high” level e.g., core high voltage V CC
- word line 205 is selected (waveform 203 of FIG. 3 )
- the gate electrodes of a “row” of NVM cells e.g., NVM cell 202 ) are activated, so that their respective electrical conductance values may be probed.
- the NVM cells with high conductance begin to discharge their corresponding bit lines (representing the stored values in the high conductance NVM cells) from voltage V R to the ground reference.
- Discharging bit line 201 leads to a voltage drop at the gate terminals of PMOS transistor MP 3 and NMOS transistor MN 1 .
- the voltage at node 206 begins to rise which reduces the current in PMOS transistor MP 2 and increases the rate of discharge at bit line 201 (i.e., a positive feedback action). With the positive feedback action of PMOS transistor MP 3 and NMOS transistor MN 1 , PMOS transistor MP 2 is rapidly turned off, thus isolating bit line 201 from read voltage bias V R .
- Bit line 201 continues to discharge through NVM cell 202 until its voltage reaches ground reference (and node 206 reaches read voltage bias V R ).
- Conducting NMOS transistor MN 2 turns on PMOS transistor MP 5 .
- NMOS transistor MN 3 which is shut off, turns off PMOS transistor MP 4 .
- PMOS transistors MP 4 and MP 5 , and NMOS transistors MN 2 , and MN 3 operate to convert the voltage on bit line 201 (which switches from a “high” voltage state to a “low” voltage state) to “low” and “high” voltage states on data output terminals 203 and 204 (i.e., signals “D” and “ D ” of read circuit 200 , respectively), from their default “high” and “low” voltage states. See, waveforms 304 and 305 of FIG. 3 . No steady current flows after read circuitry 200 reaches the steady state. The only currents generated during the read process are the transient currents from discharging bit lines and MOSFET switching in the circuitry. As mentioned above, in this detailed description, the “high” voltage state corresponds to the core voltage V CC level and the “low” voltage corresponds to the ground reference.
- bit line 201 the voltage on the associated bit line remains at V R , as only very small leakage current flows through the selected NVM cell (e.g., bit line 201 ).
- the small leakage current is unable to discharge bit line 201 and affects the default states of data output terminals 203 and 204 (i.e., signals D and D are at “high” and “low” states, respectively).
- the voltage at the gate terminal of PMOS transistor MP 1 is set to “low” state (i.e., 0 volt) and PMOS transistor MP 1 begins to recharge the bit lines (e.g., bit line 201 ).
- the data output terminals 203 and 204 of read circuit 200 return to the default states (i.e., “high” and “low” voltage states for signals D and D , respectively; see waveforms 304 , 305 , 306 and 307 ). Recharged, read circuit 200 is ready for the next read operation.
- the present invention provides a read circuit that achieves low-power reading out of an NVM cell.
- FIG. 4 shows circuit schematic for a NOR-type flash EEPROM array 400 , in accordance with one embodiment of the present invention.
- FIG. 5 show simulation results that illustrate the operations of readout circuitry 420 included in the NOR-type flash EEPROM array 400 of FIG. 4 , in accordance with one embodiment of the present invention.
- flash EEPROM array 400 includes an array of flash EEPROM cells, selected by word lines, each word line activating a row of the flash EEPROM cells at a time. Each activated EEPROM cell provides its content on one of local bit lines 402 - 1 to 402 -N.
- Switch structure 401 connects one of the local bit lines 401 - 1 to 401 -N to a global bit line 403 , which is read by readout circuit 420 .
- Readout circuit 420 operates in substantially the same manner as read out circuit 200 discussed above.
- flash EEPROM array 400 a high conductance EEPROM cell has a low threshold voltage, and a low conductance EEPROM cell has a high threshold voltage.
- a suitable process for fabricating flash EEPROM array 400 is a 0.13 ⁇ m process. As shown in FIG. 5 , during the read out period, output data signals D and D settles at its final signal values for those EEPROM cells with low threshold voltage (i.e., high electrical conductance) within several nanoseconds (see waveforms 501 in FIG. 5 ).
- FIG. 6 shows circuit schematic for a NAND-type flash EEPROM array 600 , in accordance with one embodiment of the present invention.
- flash EEPROM array 600 includes an array of EEPROM cells, selected by word lines, each word line activating a row of EEPROM cells at a time.
- the EEPROM cells are also organized in columns as memory strings, with each memory string including a number of serially connected EEPROM cells served by one of local bit lines 602 - 1 to 602 -N.
- Each selected EEPROM cell controls the discharge of the corresponding one of local bit lines 602 - 1 to 602 -N to ground through NVM cells in its memory string.
- the unselected EEPROM cells are each biased to a high voltage to pass the bit line voltage and the ground voltage, respectively, to the drain terminal and the source terminal of the selected EEPROM cell. Therefore, if the selected EEPROM is high conductance (i.e., low threshold voltage), that EEPROM cell discharges its associated bit line. Conversely, if the selected EEPROM is low conductance (i.e., high threshold voltage), that EEPROM cell does not discharge its associated bit line.
- Switch structure 601 connects one of the local bit lines 601 - 1 to 601 -N to a global bit line 603 , which is read by readout circuit 620 . Readout circuit 620 operates in substantially the same manner as read out circuit 200 discussed above.
- FIG. 7 shows circuit schematic for a NOR-type ROM array 700 , in accordance with one embodiment of the present invention.
- ROM array 700 includes an array of ROM cells, selected by word lines, each word line addressing a row of the ROM cells at a time. The state of each addressed ROM cell can be read at a corresponding one of local bit lines 702 - 1 to 702 -N.
- Each ROM cell consists of a metal-semiconductor-oxide field effect transistor (MOSFET), which is either connected to the corresponding bit line or not connected to the corresponding bit line.
- MOSFET metal-semiconductor-oxide field effect transistor
- connection of the MOSFET to the corresponding bit line may be controlled by a fuse which either connects the MOSFET to or keeps the MOSFET disconnected from the associated bit line.
- the MOSFET When the MOSFET is connected to its corresponding bit line, the voltage on its gate electrode renders the MOSFET conducting, thereby providing a discharge path from the bit line to the ground reference.
- the MOSFET Conversely, when the MOSFET is not connected to the bit line (i.e., a very high impedance path), the voltage V R on the bit line is not discharged.
- Switch structure 401 connects one of the local bit lines 701 - 1 to 701 -N to a global bit line 703 , which is read by readout circuit 720 .
- Readout circuit 720 operates in substantially the same manner as read out circuit 200 discussed above.
- FIG. 8 shows circuit schematic for a phase change memory (PCM) array 800 , in accordance with one embodiment of the present invention.
- PCM array 800 includes an array of PCM cells, selected by word lines, each word line addressing a row of the PCM cells at a time. The state of each addressed PCM cell can be read at a corresponding one of local bit lines 802 - 1 to 802 -N.
- a phase change material such as Be 2 Sb 2 Te 5 (BST) is connected to a bit line through an access MOSFET.
- an amorphous phase of the phase change material i.e., the high resistance or low conductance state
- a polycrystalline phase i.e., low resistance state or high conductance state
- the MOSFET connects the bit line to the phase change material.
- the voltage V R on the bit line may discharge or may remain at voltage bias V R .
- Switch structure 801 connects one of the local bit lines 801 - 1 to 801 -N to a global bit line 803 , which is read by readout circuit 820 .
- Readout circuit 820 operates in substantially the same manner as read out circuit 200 discussed above.
- FIG. 9 shows readout circuit 900 , in accordance with a second embodiment of the present invention.
- FIG. 10 illustrates the operations of readout circuitry 900 of FIG. 9 , in accordance with one embodiment of the present invention.
- the asserted “Sensing Enable” is asserted at the gate electrode of N-type MOSFET MN 1 to initiate the read operation.
- the asserted “Sensing Enable” is asserted at the gate electrode of N-type MOSFET MN 1 to initiate the read operation.
- the “Sensing Enable” signal is asserted by pulling the gate electrode of MOSFET MN 1 to a “low” voltage (waveform 1002 for FIG. 10 ). Otherwise, at read out and standby operations, readout circuit 900 operates in substantially the same manner as read out circuit 200 .
Abstract
Description
- 1. Field of the Invention
- The present invention relates to an integrated circuit for sensing stored information of a non-volatile memory (NVM). In particular, the present invention relates to circuitry and operating method that are applied to sense information stored on NVM devices (e.g., electrically erasable programmable read-only memory (EEPROM), read only memories (ROMs), phase-change memories (PCMs), and magneto-resistive random memories (MRAMs)).
- 2. Discussion of the Related Art
- In an integrated memory circuit, a readout circuitry detects and determines the content stored in a selected NVM cell. In many NVM cells, the stored information is represented by one of several possible values of its electrical conductance characteristics. The selected values are kept even after the NVM device's power is withdrawn or cut off. For instances, an EEPROM cell can represent its stored information by adopting in a metal-oxide-semiconductor field effect transistor (MOSFET) one of several threshold voltages. The selected threshold voltage is achieved by storing a known amount of charge in between the MOSFET's control gate and its channel. A ROM cell can represent a binary stored value by having a connection or not having a connection between a MOSFET and a bit line. A PCM represents a binary stored value by being in either a high electrical conductance state or a low electrical conductance state, according to whether a silicon layer in the device is in an amorphous phase or a polycrystalline phase. Basically, the stored information in an NVM cell can be determined by measuring an electrical conductance in the NVM cell, and by requiring that the conductance characteristics remain even after power is turned off.
- Therefore, one way to read out the stored data in a selected NVM cell is to apply a bias voltage to the NVM cell and measure the resulting current. In a conventional readout scheme, e.g., using
readout circuit 100 ofFIG. 1 , cell current fromNVM cell 102 responsive to the input bias voltage onword line 101 is pre-amplified atcurrent amplifier 103 and compared with a reference current generated by referencecurrent generation circuit 104. The two currents may be compared usingdifferential amplifier comparator 105. The output value ofcomparator 105 represents either a high NVM electrical conductance, corresponding to detecting a large resulting current, and a low NVM electrical conductance, corresponding to detecting a low resulting current. In this readout process, large steady output currents are supplied from the memory cells (e.g., NVM memory cell 102) being in a high electrical conductance state, pre-amplifier 103,differential amplifier comparator 105, and referencecurrent circuitry 104. Large steady currents lead to a high power requirement for reading out the stored information from the NVM cell. - According to one embodiment of the present invention, readout circuitry and operating methods thereof eliminate the requirement for a large steady current during both sensing and standby modes of operation, thus achieving low power consumption during reading out of NVM data. In one embodiment, readout circuitry of the present invention does not require a reference current or voltage. Thus, circuit complexity inherent in generating a reference current is avoided.
- According to another embodiment of the present invention, a non-differential type readout circuitry avoids the offset caused by device mismatch.
- The present invention is better understood upon consideration of the detailed description below, in conjunction with the drawings.
- For a better understanding of the present invention and to show how it may be carried into effect, reference is now made to the following drawings, which show the preferred embodiments of the present invention, in which:
-
FIG. 1 shows a prior art NVMcell readout circuit 100. -
FIG. 2 showsreadout circuit 200, in accordance with one embodiment of the present invention. -
FIG. 3 illustrates the operations ofreadout circuitry 200 ofFIG. 2 , in accordance with one embodiment of the present invention. -
FIG. 4 shows a circuit schematic for a NOR-typeflash EEPROM array 400, in accordance with one embodiment of the present invention. -
FIG. 5 show simulation results that illustrate the operations ofreadout circuitry 420 included in the NOR-typeflash EEPROM array 400 ofFIG. 4 , in accordance with one embodiment of the present invention. -
FIG. 6 shows circuit schematic for a NAND-typeflash EEPROM array 600, in accordance with one embodiment of the present invention. -
FIG. 7 shows circuit schematic for a NOR-type ROM array 700, in accordance with one embodiment of the present invention. -
FIG. 8 shows circuit schematic for a phase change memory (PCM)array 700, in accordance with one embodiment of the present invention. -
FIG. 9 shows readout circuit 900, in accordance with a second embodiment of the present invention. -
FIG. 10 illustrates the operations of readout circuitry 900 ofFIG. 9 , in accordance with one embodiment of the present invention. -
FIGS. 2 and 3 show, respectively,readout circuit 200 and its operations, in accordance with one embodiment of the present invention. As shown inFIG. 2 , the source electrode and the drain electrode of P-type MOSFET MP1 are connected to read voltage bias VR and tobit line 201 connected toNVM cell 202, which stored information is to be read. Whenreadout circuit 200 is in a standby mode (i.e., between times t1 and t2 inFIG. 3 ), signal “Sense Enable” (i.e.,waveform 302 ofFIG. 3 ), which is applied to the gate electrode of MP1, is at zero volts, so thatbit line 201 is pulled (“pre-charged”) to read voltage bias VR. In standby mode, the NVM cells connected tobit line 201 are not selected (i.e.,word line 205 is at a “low” state; see,waveform 303 ofFIG. 3 ), and thus are not activated. Consequently, the electrical conductance ofNVM cell 202 is low. No active steady current path exists for a current to flow from read voltage bias VR to the ground reference through an NVM cell attached tobit line 201. The voltage VR onbit line 201 turns on NMOS transistor MN3, which pulls node 204 (signalD , waveform 307) to the ground reference, thus rendering PMOS transistor MP4 conducting, pulling node 203 (signal “D,” waveform 306) to core “high” voltage VCC. As a result, complementarydata output terminals 203 and 204 (signals “D” and “D ” ofread circuit 200, respectively) are set to “high” and “low” states (“default states”). - In reading mode (i.e., between times t0 and t1 of
FIG. 3 ), the voltage at the gate terminal of PMOS transistor MP1 (i.e., signal “Sense Enable,”waveform 302 ofFIG. 3 ) is brought to a “high” level (e.g., core high voltage VCC), thus turning off PMOS transistor MP1. Whenword line 205 is selected (waveform 203 ofFIG. 3 ), the gate electrodes of a “row” of NVM cells (e.g., NVM cell 202) are activated, so that their respective electrical conductance values may be probed. The NVM cells with high conductance begin to discharge their corresponding bit lines (representing the stored values in the high conductance NVM cells) from voltage VR to the ground reference. Dischargingbit line 201 leads to a voltage drop at the gate terminals of PMOS transistor MP3 and NMOS transistor MN1. The voltage atnode 206 begins to rise which reduces the current in PMOS transistor MP2 and increases the rate of discharge at bit line 201 (i.e., a positive feedback action). With the positive feedback action of PMOS transistor MP3 and NMOS transistor MN1, PMOS transistor MP2 is rapidly turned off, thus isolatingbit line 201 from read voltage bias VR. Bit line 201 continues to discharge throughNVM cell 202 until its voltage reaches ground reference (andnode 206 reaches read voltage bias VR). Conducting NMOS transistor MN2 turns on PMOS transistor MP5. At the same time, NMOS transistor MN3, which is shut off, turns off PMOS transistor MP4. Thus, PMOS transistors MP4 and MP5, and NMOS transistors MN2, and MN3 operate to convert the voltage on bit line 201 (which switches from a “high” voltage state to a “low” voltage state) to “low” and “high” voltage states ondata output terminals 203 and 204 (i.e., signals “D” and “D ” ofread circuit 200, respectively), from their default “high” and “low” voltage states. See,waveforms FIG. 3 . No steady current flows after readcircuitry 200 reaches the steady state. The only currents generated during the read process are the transient currents from discharging bit lines and MOSFET switching in the circuitry. As mentioned above, in this detailed description, the “high” voltage state corresponds to the core voltage VCC level and the “low” voltage corresponds to the ground reference. - During the reading mode, for a selected NVM cell that has a low electrical conductance, the voltage on the associated bit line remains at VR, as only very small leakage current flows through the selected NVM cell (e.g., bit line 201). The small leakage current is unable to discharge
bit line 201 and affects the default states ofdata output terminals 203 and 204 (i.e., signals D andD are at “high” and “low” states, respectively). - At time t1, the voltage at the gate terminal of PMOS transistor MP1 is set to “low” state (i.e., 0 volt) and PMOS transistor MP1 begins to recharge the bit lines (e.g., bit line 201). The
data output terminals read circuit 200 return to the default states (i.e., “high” and “low” voltage states for signals D andD , respectively; seewaveforms circuit 200 is ready for the next read operation. - Thus, the present invention provides a read circuit that achieves low-power reading out of an NVM cell.
-
FIG. 4 shows circuit schematic for a NOR-typeflash EEPROM array 400, in accordance with one embodiment of the present invention.FIG. 5 show simulation results that illustrate the operations ofreadout circuitry 420 included in the NOR-typeflash EEPROM array 400 ofFIG. 4 , in accordance with one embodiment of the present invention. As shown inFIG. 4 ,flash EEPROM array 400 includes an array of flash EEPROM cells, selected by word lines, each word line activating a row of the flash EEPROM cells at a time. Each activated EEPROM cell provides its content on one of local bit lines 402-1 to 402-N. Switch structure 401 connects one of the local bit lines 401-1 to 401-N to aglobal bit line 403, which is read byreadout circuit 420.Readout circuit 420 operates in substantially the same manner as read outcircuit 200 discussed above. Inflash EEPROM array 400, a high conductance EEPROM cell has a low threshold voltage, and a low conductance EEPROM cell has a high threshold voltage. A suitable process for fabricatingflash EEPROM array 400 is a 0.13 μm process. As shown inFIG. 5 , during the read out period, output data signals D andD settles at its final signal values for those EEPROM cells with low threshold voltage (i.e., high electrical conductance) within several nanoseconds (seewaveforms 501 inFIG. 5 ). -
FIG. 6 shows circuit schematic for a NAND-typeflash EEPROM array 600, in accordance with one embodiment of the present invention. As shown inFIG. 6 ,flash EEPROM array 600 includes an array of EEPROM cells, selected by word lines, each word line activating a row of EEPROM cells at a time. The EEPROM cells are also organized in columns as memory strings, with each memory string including a number of serially connected EEPROM cells served by one of local bit lines 602-1 to 602-N. Each selected EEPROM cell controls the discharge of the corresponding one of local bit lines 602-1 to 602-N to ground through NVM cells in its memory string. The unselected EEPROM cells are each biased to a high voltage to pass the bit line voltage and the ground voltage, respectively, to the drain terminal and the source terminal of the selected EEPROM cell. Therefore, if the selected EEPROM is high conductance (i.e., low threshold voltage), that EEPROM cell discharges its associated bit line. Conversely, if the selected EEPROM is low conductance (i.e., high threshold voltage), that EEPROM cell does not discharge its associated bit line.Switch structure 601 connects one of the local bit lines 601-1 to 601-N to aglobal bit line 603, which is read byreadout circuit 620.Readout circuit 620 operates in substantially the same manner as read outcircuit 200 discussed above. -
FIG. 7 shows circuit schematic for a NOR-type ROM array 700, in accordance with one embodiment of the present invention. As shown inFIG. 7 ,ROM array 700 includes an array of ROM cells, selected by word lines, each word line addressing a row of the ROM cells at a time. The state of each addressed ROM cell can be read at a corresponding one of local bit lines 702-1 to 702-N. Each ROM cell consists of a metal-semiconductor-oxide field effect transistor (MOSFET), which is either connected to the corresponding bit line or not connected to the corresponding bit line. Alternatively, connection of the MOSFET to the corresponding bit line may be controlled by a fuse which either connects the MOSFET to or keeps the MOSFET disconnected from the associated bit line. When the MOSFET is connected to its corresponding bit line, the voltage on its gate electrode renders the MOSFET conducting, thereby providing a discharge path from the bit line to the ground reference. Conversely, when the MOSFET is not connected to the bit line (i.e., a very high impedance path), the voltage VR on the bit line is not discharged.Switch structure 401 connects one of the local bit lines 701-1 to 701-N to aglobal bit line 703, which is read byreadout circuit 720.Readout circuit 720 operates in substantially the same manner as read outcircuit 200 discussed above. -
FIG. 8 shows circuit schematic for a phase change memory (PCM)array 800, in accordance with one embodiment of the present invention. As shown inFIG. 8 ,PCM array 800 includes an array of PCM cells, selected by word lines, each word line addressing a row of the PCM cells at a time. The state of each addressed PCM cell can be read at a corresponding one of local bit lines 802-1 to 802-N. In a PCM cell as shown inFIG. 8 , a phase change material such as Be2Sb2Te5 (BST) is connected to a bit line through an access MOSFET. During a data write step, an amorphous phase of the phase change material (i.e., the high resistance or low conductance state) is created by heating up the phase change material by passing a high electrical current, followed by rapid cooling. A polycrystalline phase (i.e., low resistance state or high conductance state) is created by a mild electrical current heating, followed by a slow cooling step. When the word line addresses a MOSFET, the MOSFET connects the bit line to the phase change material. Depending on the programmed state of the phase change material, the voltage VR on the bit line may discharge or may remain at voltage bias VR. Switch structure 801 connects one of the local bit lines 801-1 to 801-N to aglobal bit line 803, which is read byreadout circuit 820.Readout circuit 820 operates in substantially the same manner as read outcircuit 200 discussed above. -
FIG. 9 shows readout circuit 900, in accordance with a second embodiment of the present invention.FIG. 10 illustrates the operations of readout circuitry 900 ofFIG. 9 , in accordance with one embodiment of the present invention. In readout circuit 900 ofFIG. 9 , unlike inreadout circuit 200, where “Sensing Enable” signal is asserted at the gate electrode of P-type MOSFET MP1 to initiate a read operation, the asserted “Sensing Enable” is asserted at the gate electrode of N-type MOSFET MN1 to initiate the read operation. As shown inFIG. 10 , the “Sensing Enable” signal is asserted by pulling the gate electrode of MOSFET MN1 to a “low” voltage (waveform 1002 forFIG. 10 ). Otherwise, at read out and standby operations, readout circuit 900 operates in substantially the same manner as read outcircuit 200. - The above detailed description is provided to illustrate the specific embodiments of the present invention and is not intended to be limiting. Numerous modifications and variations within the scope of the present invention are possible. The present invention is set forth in the accompanying claims.
Claims (24)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/614,280 US7995398B2 (en) | 2009-11-06 | 2009-11-06 | Structures and methods for reading out non-volatile memories |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/614,280 US7995398B2 (en) | 2009-11-06 | 2009-11-06 | Structures and methods for reading out non-volatile memories |
Publications (2)
Publication Number | Publication Date |
---|---|
US20110110162A1 true US20110110162A1 (en) | 2011-05-12 |
US7995398B2 US7995398B2 (en) | 2011-08-09 |
Family
ID=43974071
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/614,280 Active - Reinstated 2030-02-06 US7995398B2 (en) | 2009-11-06 | 2009-11-06 | Structures and methods for reading out non-volatile memories |
Country Status (1)
Country | Link |
---|---|
US (1) | US7995398B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10706927B1 (en) * | 2018-05-08 | 2020-07-07 | SK Hynix Inc. | Electronic device and operating method thereof |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8830772B2 (en) | 2012-06-15 | 2014-09-09 | Freescale Semiconductor, Inc. | Sense amplifier circuit |
US9972395B2 (en) * | 2015-10-05 | 2018-05-15 | Silicon Storage Technology, Inc. | Row and column decoders comprising fully depleted silicon-on-insulator transistors for use in flash memory systems |
US10147492B1 (en) | 2017-11-27 | 2018-12-04 | Flashsilicon Incorporation | MOSFET threshold voltage sensing scheme for non-volatile memory |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5532623A (en) * | 1994-10-21 | 1996-07-02 | Waferscale Integration, Inc. | Sense amplifier with read current tracking and zero standby power consumption |
US7551490B2 (en) * | 2006-11-03 | 2009-06-23 | Samsung Electronics Co., Ltd. | Flash memory device and method of reading data from flash memory device |
-
2009
- 2009-11-06 US US12/614,280 patent/US7995398B2/en active Active - Reinstated
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5532623A (en) * | 1994-10-21 | 1996-07-02 | Waferscale Integration, Inc. | Sense amplifier with read current tracking and zero standby power consumption |
US7551490B2 (en) * | 2006-11-03 | 2009-06-23 | Samsung Electronics Co., Ltd. | Flash memory device and method of reading data from flash memory device |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10706927B1 (en) * | 2018-05-08 | 2020-07-07 | SK Hynix Inc. | Electronic device and operating method thereof |
Also Published As
Publication number | Publication date |
---|---|
US7995398B2 (en) | 2011-08-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6490199B2 (en) | Sense amplifier circuit for a flash memory device | |
US6438038B2 (en) | Read circuit of nonvolatile semiconductor memory | |
KR100562375B1 (en) | Reading circuit and semiconductor memory device including the same | |
US7313016B2 (en) | Method of resetting phase change memory bits through a series of pulses of increasing amplitude | |
US7894236B2 (en) | Nonvolatile memory devices that utilize read/write merge circuits | |
US7577024B2 (en) | Streaming mode programming in phase change memories | |
US8665641B2 (en) | Semiconductor device | |
TW201225086A (en) | Structures and methods for reading out Non-Volatile Memory using referencing cells | |
JPWO2007000809A1 (en) | Semiconductor device and control method thereof | |
US8213234B2 (en) | Current sink system for source-side sensing | |
US9312000B1 (en) | Semiconductor apparatus | |
US8780623B2 (en) | Semiconductor memory device and control method thereof | |
US20100054031A1 (en) | Column decoder for non-volatile memory devices, in particular of the phase-change type | |
JP2010067332A (en) | Complementary phase-change memory cell and memory circuit | |
US7995398B2 (en) | Structures and methods for reading out non-volatile memories | |
KR20030012992A (en) | Circuit for generating reference voltage of nonvolatile ferroelectric memory device | |
US6075725A (en) | Multilevel memory devices having memory cell referenced word line voltage generators with predetermined offsets | |
CN109841238B (en) | Sense amplifier circuit | |
US7804701B2 (en) | Method of programming a memory having electrically programmable fuses | |
JP3828694B2 (en) | Sensing circuit for semiconductor memory device and sensing method using the same | |
US20010026473A1 (en) | Semiconductor memory apparatus that can surely attain discharge operation while reducing discharge period when reading operation is done | |
KR100281799B1 (en) | Semiconductor memory device having circuitry for generating different word line voltages | |
US6188612B1 (en) | Semiconductor memory | |
US8913439B2 (en) | Memory device and corresponding reading method | |
JP2006216196A (en) | Nonvolatile semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FLASHSILICON, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WANG, LEE;REEL/FRAME:023563/0322 Effective date: 20091124 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20190809 |
|
PRDP | Patent reinstated due to the acceptance of a late maintenance fee |
Effective date: 20191101 |
|
FEPP | Fee payment procedure |
Free format text: SURCHARGE, PETITION TO ACCEPT PYMT AFTER EXP, UNINTENTIONAL. (ORIGINAL EVENT CODE: M2558); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Free format text: PETITION RELATED TO MAINTENANCE FEES GRANTED (ORIGINAL EVENT CODE: PMFG); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Free format text: PETITION RELATED TO MAINTENANCE FEES FILED (ORIGINAL EVENT CODE: PMFP); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2552); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 8 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: LEWAY INTEGRATED CIRCUIT (SHANGHAI) LIMITED, CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FLASHSILICON INCORPORATION;REEL/FRAME:050906/0651 Effective date: 20191031 |
|
AS | Assignment |
Owner name: FLASHSILICON INCORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEWAY INTEGRATED CIRCUIT (SHANGHAI) LIMITED;REEL/FRAME:058426/0515 Effective date: 20211213 |
|
AS | Assignment |
Owner name: SYNERGER INC., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FLASHSILICON INCORPORATED;REEL/FRAME:060057/0657 Effective date: 20220530 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2553); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 12 |