US20110101470A1 - High-k metal gate electrode structures formed by separate removal of placeholder materials in transistors of different conductivity type - Google Patents
High-k metal gate electrode structures formed by separate removal of placeholder materials in transistors of different conductivity type Download PDFInfo
- Publication number
- US20110101470A1 US20110101470A1 US12/894,746 US89474610A US2011101470A1 US 20110101470 A1 US20110101470 A1 US 20110101470A1 US 89474610 A US89474610 A US 89474610A US 2011101470 A1 US2011101470 A1 US 2011101470A1
- Authority
- US
- United States
- Prior art keywords
- opening
- gate electrode
- electrode material
- placeholder
- etch process
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000463 material Substances 0.000 title claims abstract description 100
- 229910052751 metal Inorganic materials 0.000 title description 33
- 239000002184 metal Substances 0.000 title description 33
- 238000000034 method Methods 0.000 claims abstract description 87
- 230000008569 process Effects 0.000 claims abstract description 52
- 239000003989 dielectric material Substances 0.000 claims abstract description 32
- 230000003628 erosive effect Effects 0.000 claims abstract 2
- 239000004065 semiconductor Substances 0.000 claims description 22
- 239000007772 electrode material Substances 0.000 claims description 21
- 239000000126 substance Substances 0.000 claims description 10
- 238000009413 insulation Methods 0.000 claims description 9
- 238000000151 deposition Methods 0.000 claims description 8
- 239000011810 insulating material Substances 0.000 claims description 3
- 238000004544 sputter deposition Methods 0.000 claims description 2
- 238000004140 cleaning Methods 0.000 claims 2
- 239000002245 particle Substances 0.000 claims 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims 1
- 238000007517 polishing process Methods 0.000 claims 1
- 229910052715 tantalum Inorganic materials 0.000 claims 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 claims 1
- 229910052719 titanium Inorganic materials 0.000 claims 1
- 239000010936 titanium Substances 0.000 claims 1
- 238000013459 approach Methods 0.000 abstract description 10
- 239000010410 layer Substances 0.000 description 49
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 31
- 238000004519 manufacturing process Methods 0.000 description 15
- 239000000377 silicon dioxide Substances 0.000 description 15
- 235000012239 silicon dioxide Nutrition 0.000 description 15
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 10
- 239000010703 silicon Substances 0.000 description 10
- 238000000059 patterning Methods 0.000 description 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 9
- 238000012545 processing Methods 0.000 description 9
- 229920005591 polysilicon Polymers 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 230000005669 field effect Effects 0.000 description 6
- 125000006850 spacer group Chemical group 0.000 description 6
- 239000000758 substrate Substances 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 5
- 230000008878 coupling Effects 0.000 description 5
- 238000010168 coupling process Methods 0.000 description 5
- 238000005859 coupling reaction Methods 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- 239000002019 doping agent Substances 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 238000001459 lithography Methods 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000002800 charge carrier Substances 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 239000011229 interlayer Substances 0.000 description 3
- 230000000873 masking effect Effects 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 229910021332 silicide Inorganic materials 0.000 description 3
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 239000002210 silicon-based material Substances 0.000 description 3
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 229910003481 amorphous carbon Inorganic materials 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000013043 chemical agent Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28088—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a composite, e.g. TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/82385—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/66583—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with initial gate mask or masking layer complementary to the prospective gate location, e.g. with dummy source and drain contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
Definitions
- the present disclosure relates to the fabrication of sophisticated integrated circuits including transistor elements comprising highly capacitive gate structures on the basis of a high-k gate dielectric material of increased permittivity and a work function metal.
- CMOS complementary metal-oxide-semiconductor
- a field effect transistor typically comprises so-called PN junctions that are formed by an interface of highly doped regions, referred to as drain and source regions, with a slightly doped or non-doped region, such as a channel region, disposed adjacent to the highly doped regions.
- the conductivity of the channel region i.e., the drive current capability of the conductive channel
- a gate electrode formed adjacent to the channel region and separated therefrom by a thin insulating layer.
- the conductivity of the channel region upon formation of a conductive channel due to the application of an appropriate control voltage to the gate electrode, depends on the dopant concentration, the mobility of the charge carriers and, for a given extension of the channel region in the transistor width direction, on the distance between the source and drain regions, which is also referred to as channel length.
- the conductivity of the channel region substantially affects the performance of MOS transistors.
- the scaling of the channel length, and associated therewith the reduction of channel resistivity is a dominant design criterion for accomplishing an increase in the operating speed of the integrated circuits.
- silicon will likely remain the material of choice for future circuit generations designed for mass products.
- One reason for the importance of silicon in fabricating semiconductor devices has been the superior characteristics of a silicon/silicon dioxide interface that allows reliable electrical insulation of different regions from each other.
- the silicon/silicon dioxide interface is stable at high temperatures and, thus, allows performance of subsequent high temperature processes, as are required, for example, for anneal cycles to activate dopants and to cure crystal damage without sacrificing the electrical characteristics of the interface.
- silicon dioxide is preferably used as a base material of a gate insulation layer that separates the gate electrode, frequently comprised of polysilicon or metal-containing materials, from the silicon channel region.
- the length of the channel region has been continuously decreased to improve switching speed and drive current capability. Since the transistor performance is controlled by the voltage supplied to the gate electrode to invert the surface of the channel region to a sufficiently high charge density for providing the desired drive current for a given supply voltage, a certain degree of capacitive coupling, provided by the capacitor formed by the gate electrode, the channel region and the silicon dioxide disposed therebetween, has to be maintained.
- the channel length requires an increased capacitive coupling to avoid the so-called short channel behavior during transistor operation.
- the short channel behavior may lead to an increased leakage current and to a pronounced dependence of the threshold voltage on the channel length.
- Aggressively scaled transistor devices with a relatively low supply voltage and thus reduced threshold voltage may suffer from an exponential increase of the leakage current while also requiring enhanced capacitive coupling of the gate electrode to the channel region.
- the thickness of the silicon dioxide layer has to be correspondingly decreased to provide the required capacitance between the gate and the channel region. For example, a channel length of approximately 0.08 ⁇ m may require a gate dielectric made of silicon dioxide as thin as approximately 1.2 nm.
- the relatively high leakage current caused by direct tunneling of charge carriers through an ultra-thin silicon dioxide gate insulation layer may reach values for an oxide thickness in the range of 1-2 nm that may not be compatible with thermal design power requirements for performance driven circuits.
- silicon dioxide based dielectrics as the material for gate insulation layers has been considered, particularly for extremely thin silicon dioxide based gate layers.
- Possible alternative materials include materials that exhibit a significantly higher permittivity so that a physically greater thickness of a correspondingly formed gate insulation layer provides a capacitive coupling that would be obtained by an extremely thin silicon dioxide layer.
- transistor performance may be increased by providing an appropriate conductive material for the gate electrode to replace the usually used polysilicon material, since polysilicon may suffer from charge carrier depletion at the vicinity of the interface to the gate dielectric, thereby reducing the effective capacitance between the channel region and the gate electrode.
- a gate stack has been suggested in which a high-k dielectric material provides enhanced capacitance based on the same thickness as a silicon dioxide based layer, while additionally maintaining leakage currents at an acceptable level.
- the non-polysilicon material such as titanium nitride and the like, in combination with other metals, may be formed so as to connect to the high-k dielectric material, thereby substantially avoiding the presence of a depletion zone.
- the threshold voltage of the transistors which represents the voltage at which a conductive channel forms in the channel region, is significantly determined by the work function of the metal-containing gate material, an appropriate adjustment of the effective work function with respect to the conductivity type of the transistor under consideration has to be guaranteed.
- Providing different metal species for adjusting the work function of the gate electrode structures for P-channel transistors and N-channel transistors at an early manufacturing stage may, however, be associated with a plurality of difficulties, which may stem from the fact that a complex patterning sequence may be required during the formation of the sophisticated high-k metal gate stack, which may result in a significant variability of the resulting work function and thus threshold voltage of the completed transistor structures. For instance, during a corresponding manufacturing sequence, the high-k material may be exposed to oxygen, which may result in an increase of layer thickness and thus a reduction of the capacitive coupling.
- a shift of the work function may be observed when forming appropriate work function metals in an early manufacturing stage, which is believed to be caused by a moderately high oxygen affinity of the metal species, in particular during high temperature processes which may typically be required for completing the transistor structures, for instance for forming drain and source regions and the like.
- the initial gate electrode stack may be provided with a high degree of compatibility with conventional polysilicon-based process strategies and the actual electrode metal and the final adjustment of the work function of the transistors may be accomplished in a very advanced manufacturing stage, i.e., after completing the basic transistor structure.
- the high-k dielectric material may be formed and may be covered by an appropriate metal-containing material, such as titanium nitride and the like, followed by a standard polysilicon or amorphous silicon material, which may then be patterned on the basis of well-established advanced lithography and etch techniques.
- the sensitive high-k dielectric material may be protected by the metal-containing material, possibly in combination with sophisticated sidewall spacer structures, thereby substantially avoiding any undue material modification during the further processing.
- conventional and well-established process techniques for forming the drain and source regions having the desired complex dopant profile are typically performed.
- the further processing may be continued, for instance, by forming a metal silicide, if required, followed by the deposition of an interlayer dielectric material, such as silicon nitride in combination with silicon dioxide and the like.
- a top surface of the gate electrode structures embedded in the interlayer dielectric material may be exposed, for instance by etch techniques, chemical mechanical polishing (CMP) and the like.
- CMP chemical mechanical polishing
- the polysilicon material may be removed in both types of gate electrode structures in a common etch process and thereafter an appropriate masking regime may be applied in order to selectively fill in an appropriate metal, which may be accomplished by filling in the first metal species and selectively removing the metal species from one of the gate electrode structures. Thereafter, a further metal material may be deposited, thereby obtaining the desired work function for each type of transistor.
- this approach may provide advantages in view of reducing process-related non-uniformities in the threshold voltages of the transistors since the high-k dielectric material may be reliably encapsulated during the entire process sequence without requiring an adjustment of the work function and thus the threshold voltage at an early manufacturing stage
- the complex process sequence for removing the placeholder material and providing appropriate work function materials for the different types of transistors may also result in a significant degree of variability of the transistor characteristics, which may thus result in offsetting at least some of the advantages obtained by the common processing of the gate electrode structures until the basic transistor configuration is completed.
- FIGS. 1 a - 1 b a typical conventional process strategy will be described in order to illustrate in more detail any problems related to the provision of work function materials for P-channel transistors and N-channel transistors on the basis of a replacement gate approach.
- FIG. 1 a schematically illustrates a cross-sectional view of a sophisticated semiconductor device 100 in an advanced manufacturing stage, i.e., in a manufacturing stage in which a first transistor 150 A, such as a P-channel transistor, and a second transistor 150 B, such as an N-channel transistor, are formed in and above active regions 103 A, 103 B.
- the active regions 103 A, 103 B are laterally delineated by isolation structures (not shown) within a semiconductor layer 103 , such as a silicon-based semiconductor material.
- the semiconductor layer 103 is formed above a substrate 101 , such as a silicon bulk substrate, a silicon-on-insulator (SOI) substrate and the like.
- SOI silicon-on-insulator
- a buried insulating material may typically be provided between a crystalline substrate material and the semiconductor layer 103 .
- the transistors 150 A, 150 B comprise gate electrode structures 160 A, 160 B, respectively.
- the gate electrode structures 160 A, 160 B which may also be referred to as replacement gate electrode structures, comprise a gate dielectric material 163 , which typically comprises a high-k dielectric material, as previously discussed.
- an additional conventional dielectric material such as a silicon oxide based material, may be provided in the dielectric material 163 , for instance in order to provide superior interface conditions with respect to a channel region 152 of the transistors 150 A, 150 B.
- a conductive cap material such as a titanium nitride material 164
- a placeholder material 161 such as a polycrystalline silicon material, may be provided above the conductive cap layer 164 and has been removed during the previous processing so as to provide gate openings 162 , which in turn comprise a material layer 166 A, as required for adjusting the characteristics of one of the gate electrode structures 160 A, 160 B.
- the material layer 166 A comprises a metal species that is appropriate for adjusting the work function of the gate electrode structure 160 A.
- a barrier material or etch stop material 167 is frequently provided within the material layer 166 A in order to enable the removal of the work function adjusting species from the opening 162 of the gate electrode structure 160 B without unduly affecting the sensitive materials 164 and 163 in the gate electrode structure 160 B.
- tantalum nitride is frequently used for this purpose.
- the gate electrode structures 160 A, 160 B may further comprise a spacer structure 165 which has any appropriate configuration in terms of individual spacer elements, etch stop materials and the like as is required for the processes for forming the transistors 150 A, 150 B.
- the spacer structures 165 may comprise silicon nitride spacer elements possibly in combination with silicon dioxide etch stop materials (not shown).
- the transistors 150 A, 150 B comprise drain and source regions 153 that laterally confine the channel region 152 .
- the drain and source regions 153 in the transistor 150 A may have a different configuration compared to the drain and source regions 153 of the transistor 150 B due to the different conductivity type.
- the channel regions 152 may differ in their basic conductivity type.
- the drain and source regions 153 may have any appropriate vertical and lateral dopant profile, for instance based on corresponding counter-doped areas and the like, in order to adjust the overall transistor characteristics.
- metal silicide regions 154 may be provided in the drain and source regions 153 in order to reduce the overall series resistance and the contact resistivity of the devices 150 A, 150 B.
- the semiconductor device 100 comprises at least a portion of an interlayer dielectric material 120 so as to laterally enclose the gate electrode structures 160 A, 160 B, wherein the dielectric material 120 may be comprised of a first dielectric material 121 , such as a silicon nitride material, followed by a further dielectric material 122 , such as silicon dioxide, as these two materials represent well-established dielectric materials for contact structures of sophisticated semiconductor devices.
- a first dielectric material 121 such as a silicon nitride material
- a further dielectric material 122 such as silicon dioxide
- the semiconductor device 100 as illustrated in FIG. 1 a may be formed on the basis of the following processes. After forming the active regions 103 A, 103 B by providing isolation structures and performing appropriate implantation processes based on appropriate masking regimes, the gate electrode structures 160 A, 160 B may be formed. For this purpose, materials for the layers 163 and 164 may be formed, for instance, by appropriate deposition techniques and/or surface treatments, followed by the deposition of the material 161 , which may also be referred to as a placeholder material for the gate electrode structures 160 A, 160 B.
- any additional materials such as dielectric cap layers, such as silicon nitride materials, hard mask materials, for instance in the form of silicon oxynitride, amorphous carbon and the like, may additionally be deposited in order to enhance the patterning of the gate electrode structures 160 A, 160 B.
- dielectric cap layers such as silicon nitride materials, hard mask materials, for instance in the form of silicon oxynitride, amorphous carbon and the like
- sophisticated lithography and etch techniques may be applied in order to pattern the resulting material layer stack, thereby obtaining the gate electrode structures 160 A, 160 B comprising the material layers 163 , 164 and 161 . Consequently, during this patterning process, the basic geometry of the gate electrode structures 160 A, 160 B are defined.
- a gate length which is to be understood as the horizontal extension of the layers 163 and 164 in FIG.
- the drain and source regions 153 may be adjusted to a value of 50 nm and less. Thereafter, the further processing is continued by forming the drain and source regions 153 in combination with the spacer structure 165 , which may serve to confine the sensitive materials 163 , 164 and provide a desired offset for implantation processes in order to define the lateral configuration of the drain and source regions 153 . After any anneal processes for activating the dopants in the active regions 103 A, 103 B and for re-crystallizing implantation-induced damage, the metal silicide regions 154 may be formed by applying well-established silicidation techniques.
- the dielectric material 121 may be deposited, followed by the material 122 , which may then be planarized in order to expose a surface of the polysilicon material 161 in the gate electrode structures 160 A, 160 B.
- a wet chemical etch process is applied in order to remove the material 161 selectively with respect to the dielectric material 120 , the spacer structure 165 and the conductive cap layer 164 .
- TMAH tetra methyl ammonium hydroxide
- TMAH tetra methyl ammonium hydroxide
- the openings 162 are formed so as to receive the material layer 166 A for adjusting the work function of the gate electrode structure 160 A.
- the layer 166 A is deposited by any appropriate deposition technique, such as sputter deposition, chemical vapor deposition (CVD) and the like, wherein the etch stop material 167 may be provided so as to enhance the further processing of the device 100 . Consequently, a certain thickness of the material layer 166 A may have to be provided within the openings 162 , thereby resulting in a certain degree of overhangs 168 at the upper corners of the openings 162 .
- the etch stop material 167 may have an influence on the finally obtained work function of the gate electrode structures 160 A, 160 B since the actual work function adjusting metal of the layer 166 A may be offset from materials 164 and 163 by the layer 167 . Consequently, a certain degree of threshold voltage shift may be induced in the transistors 150 A and/or 150 B during the further processing.
- an etch mask 104 is provided so as to cover the gate electrode structure 160 A and expose the gate electrode structure 160 B in which the work function adjusting species of the layer 166 A is to be removed selectively with respect to the etch stop layer 167 .
- a resist material is applied and lithographically patterned into the mask 104 .
- the resist material may not completely fill the opening 162 and may thus result in a pronounced varying surface topography, as indicated by 104 A, which may result in a less reliable patterning sequence upon exposing and developing the resist material.
- This deterioration mechanism may also strongly depend on the degree of overhangs 168 , since, for a short gate length, the effect of the overhangs 168 may increasingly influence the fill behavior of the resist material during the lithography process. Consequently, a reliable fill and thus protection of the material layer 166 A during a subsequent wet chemical etch process 105 may be less reliable in sophisticated device geometries.
- the work function adjusting metal which may comprise aluminum, titanium nitride and the like for P-channel transistors, may be removed selectively with respect to the etch stop layer 167 , for instance in the form of tantalum nitride, which may be accomplished by using sulfuric acid in combination with hydrogen peroxide and the like.
- FIG. 1 b schematically illustrates the semiconductor device 100 when exposed to a further reactive process ambient 106 , in which the etch mask 104 ( FIG. 1 a ) is removed.
- the process 106 may represent a plasma assisted process or a wet chemical etch process. Due to the sophisticated geometry of the openings 162 , in particular in the gate electrode structure 160 A which may still have the overhangs 168 , it may become increasingly difficult to completely remove the resist material, which may thus result in resist residues 104 R. Consequently, upon further processing the device 100 , the residues 104 R, possibly in combination with any process non-uniformities caused during the etch process 105 ( FIG.
- process non-uniformities in particular in the gate electrode structure 160 A, may influence the further processing, i.e., the deposition of a further material layer including a work function metal for the transistor 150 B and the deposition of an electrode metal, such as aluminum, thereby resulting in a significant yield loss in highly scaled semiconductor devices.
- the present disclosure is directed to various methods and devices that may avoid, or at least reduce, the effects of one or more of the problems identified above.
- the present disclosure relates to semiconductor devices and methods for forming the same in which gate electrode structures may be formed on the basis of a high-k dielectric material, wherein the work function for P-channel transistors and N-channel transistors may be adjusted on the basis of a replacement gate approach.
- the placeholder material may be replaced individually for these transistors, thereby avoiding some of the problems associated with the patterning of one type of work function adjusting species.
- a conductive etch stop layer that may be conventionally applied in combination with the actual work function species may no longer be necessary, thereby significantly enhancing the overall process uniformity and thus the characteristics of the finally obtained transistor elements.
- the corresponding shift of the work function of one or both transistor types may be avoided or at least be significantly reduced.
- One illustrative method disclosed herein comprises removing a placeholder material from a first gate electrode structure of a first transistor so as to form a first gate opening, while masking the placeholder material in a second gate electrode structure of a second transistor.
- the method further comprises forming a first material layer in the first gate opening, wherein the first material layer comprises a first work function metal.
- the method comprises exposing a top surface of the placeholder material in the second gate electrode structure while preserving the first material layer at least at a bottom of the first gate opening.
- the placeholder material of the second gate electrode structure is removed so as to form a second gate opening.
- the method comprises forming a second material layer at least in the second gate opening, wherein the second material layer comprises a second work function metal that differs from the first work function metal.
- a further illustrative method disclosed herein relates to forming gate electrode structures.
- the method comprises forming a first material layer in a first gate opening of a first gate electrode structure, wherein the first material layer comprises a first work function adjusting species.
- the method further comprises forming a second gate opening of a second gate electrode structure after forming the first material layer.
- a second material layer is formed in at least the second gate opening, wherein the second material layer comprises a second work function adjusting species that differs from the first work function adjusting species.
- the method comprises filling the first and second gate openings with an electrode material.
- One illustrative semiconductor device disclosed herein comprises a first transistor that comprises a first gate electrode structure.
- the first gate electrode structure comprises a first gate insulation layer including a high-k dielectric material, a metal-containing cap material formed above the high-k dielectric material and a first work function adjusting material formed on the metal-containing cap material.
- the semiconductor device further comprises a second transistor comprising a second gate electrode structure.
- the second gate electrode structure comprises a second gate insulation layer including the high-k dielectric material, the metal-containing cap material and a second work function adjusting material formed on the metal-containing cap material.
- FIGS. 1 a - 1 b schematically illustrate cross-sectional views of a sophisticated semiconductor device in which two different work function metals are applied in a late manufacturing stage according to a conventional replacement gate approach, thereby resulting in transistor non-uniformities;
- FIGS. 2 a - 2 j schematically illustrate cross-sectional views of a semiconductor device during various manufacturing stages when forming sophisticated gate electrode structures according to a replacement gate approach in which the placeholder materials of N-channel transistors and P-channel transistors are separately removed and wherein additional lithography processes for patterning a work function metal-containing material layer are avoided, according to illustrative embodiments;
- FIGS. 2 k - 2 n schematically illustrate cross-sectional views of the semiconductor device according to still further illustrative embodiments in which a first work function metal may be removed from above a gate electrode structure which still comprises the placeholder material, thereby also improving the cross-sectional shape of the gate opening of the other transistor type.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Composite Materials (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
- 1. Field of the Invention
- Generally, the present disclosure relates to the fabrication of sophisticated integrated circuits including transistor elements comprising highly capacitive gate structures on the basis of a high-k gate dielectric material of increased permittivity and a work function metal.
- 2. Description of the Related Art
- The fabrication of advanced integrated circuits, such as CPUs, storage devices, ASICs (application specific integrated circuits) and the like, requires the formation of a large number of circuit elements on a given chip area according to a specified circuit layout, wherein field effect transistors represent one important type of circuit element that substantially determines performance of the integrated circuits. Generally, a plurality of process technologies are currently practiced, wherein, for many types of complex circuitry, including field effect transistors, CMOS technology is currently one of the most promising approaches due to the superior characteristics in view of operating speed and/or power consumption and/or cost efficiency. During the fabrication of complex integrated circuits using, for instance, CMOS technology, millions of transistors, i.e., N-channel transistors and P-channel transistors, are formed on a substrate including a crystalline semiconductor layer. A field effect transistor, irrespective of whether an N-channel transistor or a P-channel transistor is considered, typically comprises so-called PN junctions that are formed by an interface of highly doped regions, referred to as drain and source regions, with a slightly doped or non-doped region, such as a channel region, disposed adjacent to the highly doped regions. In a field effect transistor, the conductivity of the channel region, i.e., the drive current capability of the conductive channel, is controlled by a gate electrode formed adjacent to the channel region and separated therefrom by a thin insulating layer. The conductivity of the channel region, upon formation of a conductive channel due to the application of an appropriate control voltage to the gate electrode, depends on the dopant concentration, the mobility of the charge carriers and, for a given extension of the channel region in the transistor width direction, on the distance between the source and drain regions, which is also referred to as channel length. Hence, the conductivity of the channel region substantially affects the performance of MOS transistors. Thus, as the speed of creating the channel, which depends on the conductivity of the gate electrode, and the channel resistivity substantially determine the transistor characteristics, the scaling of the channel length, and associated therewith the reduction of channel resistivity, is a dominant design criterion for accomplishing an increase in the operating speed of the integrated circuits.
- Presently, the vast majority of integrated circuits are based on silicon due to substantially unlimited availability, the well-understood characteristics of silicon and related materials and processes and the experience gathered during the last 50 years. Therefore, silicon will likely remain the material of choice for future circuit generations designed for mass products. One reason for the importance of silicon in fabricating semiconductor devices has been the superior characteristics of a silicon/silicon dioxide interface that allows reliable electrical insulation of different regions from each other. The silicon/silicon dioxide interface is stable at high temperatures and, thus, allows performance of subsequent high temperature processes, as are required, for example, for anneal cycles to activate dopants and to cure crystal damage without sacrificing the electrical characteristics of the interface.
- For the reasons pointed out above, in field effect transistors, silicon dioxide is preferably used as a base material of a gate insulation layer that separates the gate electrode, frequently comprised of polysilicon or metal-containing materials, from the silicon channel region. In steadily improving device performance of field effect transistors, the length of the channel region has been continuously decreased to improve switching speed and drive current capability. Since the transistor performance is controlled by the voltage supplied to the gate electrode to invert the surface of the channel region to a sufficiently high charge density for providing the desired drive current for a given supply voltage, a certain degree of capacitive coupling, provided by the capacitor formed by the gate electrode, the channel region and the silicon dioxide disposed therebetween, has to be maintained. It turns out that decreasing the channel length requires an increased capacitive coupling to avoid the so-called short channel behavior during transistor operation. The short channel behavior may lead to an increased leakage current and to a pronounced dependence of the threshold voltage on the channel length. Aggressively scaled transistor devices with a relatively low supply voltage and thus reduced threshold voltage may suffer from an exponential increase of the leakage current while also requiring enhanced capacitive coupling of the gate electrode to the channel region. Thus, the thickness of the silicon dioxide layer has to be correspondingly decreased to provide the required capacitance between the gate and the channel region. For example, a channel length of approximately 0.08 μm may require a gate dielectric made of silicon dioxide as thin as approximately 1.2 nm. Although, generally, usage of high speed transistor elements having an extremely short channel may be substantially restricted to high speed signal paths, whereas transistor elements with a longer channel may be used for less critical signal paths, such as storage transistor elements, the relatively high leakage current caused by direct tunneling of charge carriers through an ultra-thin silicon dioxide gate insulation layer may reach values for an oxide thickness in the range of 1-2 nm that may not be compatible with thermal design power requirements for performance driven circuits.
- Therefore, replacing silicon dioxide based dielectrics as the material for gate insulation layers has been considered, particularly for extremely thin silicon dioxide based gate layers. Possible alternative materials include materials that exhibit a significantly higher permittivity so that a physically greater thickness of a correspondingly formed gate insulation layer provides a capacitive coupling that would be obtained by an extremely thin silicon dioxide layer.
- Additionally, transistor performance may be increased by providing an appropriate conductive material for the gate electrode to replace the usually used polysilicon material, since polysilicon may suffer from charge carrier depletion at the vicinity of the interface to the gate dielectric, thereby reducing the effective capacitance between the channel region and the gate electrode. Thus, a gate stack has been suggested in which a high-k dielectric material provides enhanced capacitance based on the same thickness as a silicon dioxide based layer, while additionally maintaining leakage currents at an acceptable level. On the other hand, the non-polysilicon material, such as titanium nitride and the like, in combination with other metals, may be formed so as to connect to the high-k dielectric material, thereby substantially avoiding the presence of a depletion zone. Since the threshold voltage of the transistors, which represents the voltage at which a conductive channel forms in the channel region, is significantly determined by the work function of the metal-containing gate material, an appropriate adjustment of the effective work function with respect to the conductivity type of the transistor under consideration has to be guaranteed.
- Providing different metal species for adjusting the work function of the gate electrode structures for P-channel transistors and N-channel transistors at an early manufacturing stage may, however, be associated with a plurality of difficulties, which may stem from the fact that a complex patterning sequence may be required during the formation of the sophisticated high-k metal gate stack, which may result in a significant variability of the resulting work function and thus threshold voltage of the completed transistor structures. For instance, during a corresponding manufacturing sequence, the high-k material may be exposed to oxygen, which may result in an increase of layer thickness and thus a reduction of the capacitive coupling. Moreover, a shift of the work function may be observed when forming appropriate work function metals in an early manufacturing stage, which is believed to be caused by a moderately high oxygen affinity of the metal species, in particular during high temperature processes which may typically be required for completing the transistor structures, for instance for forming drain and source regions and the like.
- For this reason, in some approaches the initial gate electrode stack may be provided with a high degree of compatibility with conventional polysilicon-based process strategies and the actual electrode metal and the final adjustment of the work function of the transistors may be accomplished in a very advanced manufacturing stage, i.e., after completing the basic transistor structure. In a corresponding replacement gate approach the high-k dielectric material may be formed and may be covered by an appropriate metal-containing material, such as titanium nitride and the like, followed by a standard polysilicon or amorphous silicon material, which may then be patterned on the basis of well-established advanced lithography and etch techniques. Consequently, during the process sequence for patterning the gate electrode structure, the sensitive high-k dielectric material may be protected by the metal-containing material, possibly in combination with sophisticated sidewall spacer structures, thereby substantially avoiding any undue material modification during the further processing. After patterning the gate electrode structure, conventional and well-established process techniques for forming the drain and source regions having the desired complex dopant profile are typically performed. After any high temperature processes, the further processing may be continued, for instance, by forming a metal silicide, if required, followed by the deposition of an interlayer dielectric material, such as silicon nitride in combination with silicon dioxide and the like. In this manufacturing stage, a top surface of the gate electrode structures embedded in the interlayer dielectric material may be exposed, for instance by etch techniques, chemical mechanical polishing (CMP) and the like. In many cases, the polysilicon material may be removed in both types of gate electrode structures in a common etch process and thereafter an appropriate masking regime may be applied in order to selectively fill in an appropriate metal, which may be accomplished by filling in the first metal species and selectively removing the metal species from one of the gate electrode structures. Thereafter, a further metal material may be deposited, thereby obtaining the desired work function for each type of transistor.
- Although, in general, this approach may provide advantages in view of reducing process-related non-uniformities in the threshold voltages of the transistors since the high-k dielectric material may be reliably encapsulated during the entire process sequence without requiring an adjustment of the work function and thus the threshold voltage at an early manufacturing stage, the complex process sequence for removing the placeholder material and providing appropriate work function materials for the different types of transistors may also result in a significant degree of variability of the transistor characteristics, which may thus result in offsetting at least some of the advantages obtained by the common processing of the gate electrode structures until the basic transistor configuration is completed. With reference to
FIGS. 1 a-1 b, a typical conventional process strategy will be described in order to illustrate in more detail any problems related to the provision of work function materials for P-channel transistors and N-channel transistors on the basis of a replacement gate approach. -
FIG. 1 a schematically illustrates a cross-sectional view of asophisticated semiconductor device 100 in an advanced manufacturing stage, i.e., in a manufacturing stage in which afirst transistor 150A, such as a P-channel transistor, and asecond transistor 150B, such as an N-channel transistor, are formed in and aboveactive regions active regions semiconductor layer 103, such as a silicon-based semiconductor material. Thesemiconductor layer 103 is formed above asubstrate 101, such as a silicon bulk substrate, a silicon-on-insulator (SOI) substrate and the like. In the case of an SOI substrate, a buried insulating material (not shown) may typically be provided between a crystalline substrate material and thesemiconductor layer 103. In the manufacturing stage shown, thetransistors gate electrode structures gate electrode structures gate dielectric material 163, which typically comprises a high-k dielectric material, as previously discussed. Moreover, if required, an additional conventional dielectric material, such as a silicon oxide based material, may be provided in thedielectric material 163, for instance in order to provide superior interface conditions with respect to achannel region 152 of thetransistors titanium nitride material 164, is typically formed on thedielectric material 163 in order to confine the sensitive high-k dielectric material. Furthermore, aplaceholder material 161, such as a polycrystalline silicon material, may be provided above theconductive cap layer 164 and has been removed during the previous processing so as to providegate openings 162, which in turn comprise amaterial layer 166A, as required for adjusting the characteristics of one of thegate electrode structures FIG. 1 a, it is assumed that thematerial layer 166A comprises a metal species that is appropriate for adjusting the work function of thegate electrode structure 160A. As previously discussed, since thematerial 166A has to be removed from theopening 162 of thegate electrode structure 160B in a later manufacturing stage, a barrier material oretch stop material 167 is frequently provided within thematerial layer 166A in order to enable the removal of the work function adjusting species from theopening 162 of thegate electrode structure 160B without unduly affecting thesensitive materials gate electrode structure 160B. For example, tantalum nitride is frequently used for this purpose. Thegate electrode structures spacer structure 165 which has any appropriate configuration in terms of individual spacer elements, etch stop materials and the like as is required for the processes for forming thetransistors spacer structures 165 may comprise silicon nitride spacer elements possibly in combination with silicon dioxide etch stop materials (not shown). Furthermore, thetransistors source regions 153 that laterally confine thechannel region 152. It should be appreciated that the drain andsource regions 153 in thetransistor 150A may have a different configuration compared to the drain andsource regions 153 of thetransistor 150B due to the different conductivity type. Similarly, thechannel regions 152 may differ in their basic conductivity type. Furthermore, it is to be noted that the drain andsource regions 153 may have any appropriate vertical and lateral dopant profile, for instance based on corresponding counter-doped areas and the like, in order to adjust the overall transistor characteristics. In the example shown, metal silicide regions 154 may be provided in the drain andsource regions 153 in order to reduce the overall series resistance and the contact resistivity of thedevices - Additionally, the
semiconductor device 100 comprises at least a portion of aninterlayer dielectric material 120 so as to laterally enclose thegate electrode structures dielectric material 120 may be comprised of a firstdielectric material 121, such as a silicon nitride material, followed by a furtherdielectric material 122, such as silicon dioxide, as these two materials represent well-established dielectric materials for contact structures of sophisticated semiconductor devices. - The
semiconductor device 100 as illustrated inFIG. 1 a may be formed on the basis of the following processes. After forming theactive regions gate electrode structures layers material 161, which may also be referred to as a placeholder material for thegate electrode structures gate electrode structures gate electrode structures gate electrode structures layers FIG. 1 a, may be adjusted to a value of 50 nm and less. Thereafter, the further processing is continued by forming the drain andsource regions 153 in combination with thespacer structure 165, which may serve to confine thesensitive materials source regions 153. After any anneal processes for activating the dopants in theactive regions dielectric material 121 may be deposited, followed by thematerial 122, which may then be planarized in order to expose a surface of thepolysilicon material 161 in thegate electrode structures material 161 selectively with respect to thedielectric material 120, thespacer structure 165 and theconductive cap layer 164. For this purpose, TMAH (tetra methyl ammonium hydroxide) has been proven as a very efficient chemical agent which may be provided at elevated temperatures, thereby efficiently removing silicon material, while at the same time providing a high degree of selectively with respect to silicon dioxide, silicon nitride, titanium nitride and the like. Upon removing theplaceholder material 161, theopenings 162 are formed so as to receive thematerial layer 166A for adjusting the work function of thegate electrode structure 160A. For this purpose, thelayer 166A is deposited by any appropriate deposition technique, such as sputter deposition, chemical vapor deposition (CVD) and the like, wherein theetch stop material 167 may be provided so as to enhance the further processing of thedevice 100. Consequently, a certain thickness of thematerial layer 166A may have to be provided within theopenings 162, thereby resulting in a certain degree ofoverhangs 168 at the upper corners of theopenings 162. Furthermore, theetch stop material 167 may have an influence on the finally obtained work function of thegate electrode structures layer 166A may be offset frommaterials layer 167. Consequently, a certain degree of threshold voltage shift may be induced in thetransistors 150A and/or 150B during the further processing. After the deposition of thematerial layer 166A, anetch mask 104 is provided so as to cover thegate electrode structure 160A and expose thegate electrode structure 160B in which the work function adjusting species of thelayer 166A is to be removed selectively with respect to theetch stop layer 167. For this purpose, typically, a resist material is applied and lithographically patterned into themask 104. During this sophisticated patterning process, the resist material may not completely fill theopening 162 and may thus result in a pronounced varying surface topography, as indicated by 104A, which may result in a less reliable patterning sequence upon exposing and developing the resist material. This deterioration mechanism may also strongly depend on the degree ofoverhangs 168, since, for a short gate length, the effect of theoverhangs 168 may increasingly influence the fill behavior of the resist material during the lithography process. Consequently, a reliable fill and thus protection of thematerial layer 166A during a subsequent wetchemical etch process 105 may be less reliable in sophisticated device geometries. During theetch process 105, the work function adjusting metal, which may comprise aluminum, titanium nitride and the like for P-channel transistors, may be removed selectively with respect to theetch stop layer 167, for instance in the form of tantalum nitride, which may be accomplished by using sulfuric acid in combination with hydrogen peroxide and the like. -
FIG. 1 b schematically illustrates thesemiconductor device 100 when exposed to a further reactive process ambient 106, in which the etch mask 104 (FIG. 1 a) is removed. For example, theprocess 106 may represent a plasma assisted process or a wet chemical etch process. Due to the sophisticated geometry of theopenings 162, in particular in thegate electrode structure 160A which may still have theoverhangs 168, it may become increasingly difficult to completely remove the resist material, which may thus result in resistresidues 104R. Consequently, upon further processing thedevice 100, theresidues 104R, possibly in combination with any process non-uniformities caused during the etch process 105 (FIG. 1 a), may result in a pronounced degree of variability of transistor characteristics of thetransistor 150A and/or thetransistor 150B. That is, process non-uniformities, in particular in thegate electrode structure 160A, may influence the further processing, i.e., the deposition of a further material layer including a work function metal for thetransistor 150B and the deposition of an electrode metal, such as aluminum, thereby resulting in a significant yield loss in highly scaled semiconductor devices. - The present disclosure is directed to various methods and devices that may avoid, or at least reduce, the effects of one or more of the problems identified above.
- The following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an exhaustive overview of the invention. It is not intended to identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.
- Generally, the present disclosure relates to semiconductor devices and methods for forming the same in which gate electrode structures may be formed on the basis of a high-k dielectric material, wherein the work function for P-channel transistors and N-channel transistors may be adjusted on the basis of a replacement gate approach. Contrary to many conventional approaches, the placeholder material may be replaced individually for these transistors, thereby avoiding some of the problems associated with the patterning of one type of work function adjusting species. For example, in some illustrative aspects disclosed herein, a conductive etch stop layer that may be conventionally applied in combination with the actual work function species may no longer be necessary, thereby significantly enhancing the overall process uniformity and thus the characteristics of the finally obtained transistor elements. For example, the corresponding shift of the work function of one or both transistor types may be avoided or at least be significantly reduced.
- One illustrative method disclosed herein comprises removing a placeholder material from a first gate electrode structure of a first transistor so as to form a first gate opening, while masking the placeholder material in a second gate electrode structure of a second transistor. The method further comprises forming a first material layer in the first gate opening, wherein the first material layer comprises a first work function metal. Additionally, the method comprises exposing a top surface of the placeholder material in the second gate electrode structure while preserving the first material layer at least at a bottom of the first gate opening. Moreover, the placeholder material of the second gate electrode structure is removed so as to form a second gate opening. Additionally, the method comprises forming a second material layer at least in the second gate opening, wherein the second material layer comprises a second work function metal that differs from the first work function metal.
- A further illustrative method disclosed herein relates to forming gate electrode structures. The method comprises forming a first material layer in a first gate opening of a first gate electrode structure, wherein the first material layer comprises a first work function adjusting species. The method further comprises forming a second gate opening of a second gate electrode structure after forming the first material layer. Moreover, a second material layer is formed in at least the second gate opening, wherein the second material layer comprises a second work function adjusting species that differs from the first work function adjusting species. Additionally, the method comprises filling the first and second gate openings with an electrode material.
- One illustrative semiconductor device disclosed herein comprises a first transistor that comprises a first gate electrode structure. The first gate electrode structure comprises a first gate insulation layer including a high-k dielectric material, a metal-containing cap material formed above the high-k dielectric material and a first work function adjusting material formed on the metal-containing cap material. The semiconductor device further comprises a second transistor comprising a second gate electrode structure. The second gate electrode structure comprises a second gate insulation layer including the high-k dielectric material, the metal-containing cap material and a second work function adjusting material formed on the metal-containing cap material.
- The disclosure may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:
-
FIGS. 1 a-1 b schematically illustrate cross-sectional views of a sophisticated semiconductor device in which two different work function metals are applied in a late manufacturing stage according to a conventional replacement gate approach, thereby resulting in transistor non-uniformities; -
FIGS. 2 a-2 j schematically illustrate cross-sectional views of a semiconductor device during various manufacturing stages when forming sophisticated gate electrode structures according to a replacement gate approach in which the placeholder materials of N-channel transistors and P-channel transistors are separately removed and wherein additional lithography processes for patterning a work function metal-containing material layer are avoided, according to illustrative embodiments; and -
FIGS. 2 k-2 n schematically illustrate cross-sectional views of the semiconductor device according to still further illustrative embodiments in which a first work function metal may be removed from above a gate electrode structure which still comprises the placeholder material, thereby also improving the cross-sectional shape of the gate opening of the other transistor type. - While the subject matter disclosed herein is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
- Various illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.
- The present subject matter will now be described with reference to the attached figures. Various structures, systems and devices are schematically depicted in the drawings for purposes of explanation only and so as to not obscure the present disclosure with details that are well known to those skilled in the art. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present disclosure. The words and phrases used herein should be understood and interpreted to have a meaning consistent with the understanding of those words and phrases by those skilled in the relevant art. No special definition of a term or phrase, i.e., a definition that is different from the ordinary and customary meaning as understood by those skilled in the art, is intended to be implied by consistent usage of the term or phrase herein. To the extent that a term or phrase is intended to have a special meaning, i.e., a meaning other than that understood by skilled artisans, such a special definition will be expressly set forth in the specification in a definitional manner that directly and unequivocally provides the special definition for the term or phrase.
- The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. For example, the process steps set forth above may be performed in a different order. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.
Claims (22)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/888,753 US8735270B2 (en) | 2009-10-30 | 2013-05-07 | Method for making high-K metal gate electrode structures by separate removal of placeholder materials |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102009046245.7 | 2009-10-30 | ||
DE102009046245.7A DE102009046245B4 (en) | 2009-10-30 | 2009-10-30 | Production of Metallgateelektrodenstrukturen with a separate removal of Platzhaltermaterialien in transistors of different conductivity |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/888,753 Division US8735270B2 (en) | 2009-10-30 | 2013-05-07 | Method for making high-K metal gate electrode structures by separate removal of placeholder materials |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110101470A1 true US20110101470A1 (en) | 2011-05-05 |
Family
ID=43852677
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/894,746 Abandoned US20110101470A1 (en) | 2009-10-30 | 2010-09-30 | High-k metal gate electrode structures formed by separate removal of placeholder materials in transistors of different conductivity type |
US13/888,753 Active US8735270B2 (en) | 2009-10-30 | 2013-05-07 | Method for making high-K metal gate electrode structures by separate removal of placeholder materials |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/888,753 Active US8735270B2 (en) | 2009-10-30 | 2013-05-07 | Method for making high-K metal gate electrode structures by separate removal of placeholder materials |
Country Status (2)
Country | Link |
---|---|
US (2) | US20110101470A1 (en) |
DE (1) | DE102009046245B4 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150118836A1 (en) * | 2013-10-28 | 2015-04-30 | United Microelectronics Corp. | Method of fabricating semiconductor device |
CN104681616A (en) * | 2013-11-27 | 2015-06-03 | 台湾积体电路制造股份有限公司 | Semiconductor Device And Method Of Making |
US9190488B1 (en) * | 2014-08-13 | 2015-11-17 | Globalfoundries Inc. | Methods of forming gate structure of semiconductor devices and the resulting devices |
US20170125534A1 (en) * | 2015-10-30 | 2017-05-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with enlarged gate electrode structure and method for forming the same |
CN106941096A (en) * | 2011-10-19 | 2017-07-11 | 台湾积体电路制造股份有限公司 | Semiconductor devices and its manufacture method with metal gate electrode |
US10084055B2 (en) | 2017-02-03 | 2018-09-25 | International Business Machines Corporation | Uniform threshold voltage for nanosheet devices |
US10121875B1 (en) * | 2017-11-30 | 2018-11-06 | Intel Corporation | Replacement gate structures for advanced integrated circuit structure fabrication |
DE102014119648B4 (en) | 2014-07-10 | 2021-09-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | METAL GATE STACK WITH TaAlCN LAYER |
US11804535B2 (en) | 2017-11-28 | 2023-10-31 | Samsung Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9093559B2 (en) * | 2012-03-09 | 2015-07-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of hybrid high-k/metal-gate stack fabrication |
US8803253B2 (en) | 2012-09-11 | 2014-08-12 | Texas Instruments Incorporated | Replacement metal gate process for CMOS integrated circuits |
US9637819B2 (en) * | 2013-11-18 | 2017-05-02 | Applied Materials, Inc. | Methods for preferential growth of cobalt within substrate features |
CN104752226B (en) * | 2013-12-31 | 2018-05-01 | 中芯国际集成电路制造(上海)有限公司 | The forming method of transistor |
US10094023B2 (en) | 2014-08-01 | 2018-10-09 | Applied Materials, Inc. | Methods and apparatus for chemical vapor deposition of a cobalt layer |
US10043709B2 (en) | 2014-11-07 | 2018-08-07 | Applied Materials, Inc. | Methods for thermally forming a selective cobalt layer |
US9876114B2 (en) * | 2014-12-30 | 2018-01-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for 3D FinFET metal gate |
US9553172B2 (en) | 2015-02-11 | 2017-01-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and structure for FinFET devices |
US9685368B2 (en) | 2015-06-26 | 2017-06-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure having an etch stop layer over conductive lines |
KR102480219B1 (en) | 2015-09-16 | 2022-12-26 | 삼성전자주식회사 | Semiconductor devices and methods of manufacturing semiconductor devices |
US9627484B1 (en) | 2015-10-12 | 2017-04-18 | International Business Machines Corporation | Devices with multiple threshold voltages formed on a single wafer using strain in the high-K layer |
CN105321884A (en) * | 2015-10-19 | 2016-02-10 | 上海华力微电子有限公司 | Formation method for metal gate device |
US10644153B2 (en) * | 2016-02-25 | 2020-05-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method for fabricating the same |
US10297452B2 (en) * | 2017-09-22 | 2019-05-21 | Globalfoundries Inc. | Methods of forming a gate contact structure for a transistor |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010027005A1 (en) * | 2000-03-29 | 2001-10-04 | Masaru Moriwaki | Semiconductor device and method for fabricating the device |
US20040121541A1 (en) * | 2002-12-20 | 2004-06-24 | Mark Doczy | Integrating n-type and p-type metal gate transistors |
US20050064663A1 (en) * | 2003-09-19 | 2005-03-24 | Tomohiro Saito | Method of manufacturing semiconductor device |
US20050090066A1 (en) * | 2003-10-22 | 2005-04-28 | International Business Machines Corporation | Method and manufacture of thin silicon on insulator (soi) with recessed channel and devices manufactured thereby |
US20050250258A1 (en) * | 2004-05-04 | 2005-11-10 | Metz Matthew V | Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode |
US20070037343A1 (en) * | 2005-08-10 | 2007-02-15 | Texas Instruments Inc. | Process for manufacturing dual work function metal gates in a microelectronics device |
US20070262451A1 (en) * | 2006-05-09 | 2007-11-15 | Willy Rachmady | Recessed workfunction metal in CMOS transistor gates |
US20080185637A1 (en) * | 2007-02-06 | 2008-08-07 | Sony Corporation | Insulated gate field effect transistor and a method of manufacturing the same |
US20090087974A1 (en) * | 2007-09-29 | 2009-04-02 | Andrew Waite | Method of forming high-k gate electrode structures after transistor fabrication |
US7745889B2 (en) * | 2007-04-24 | 2010-06-29 | United Microelectronics Corp. | Metal oxide semiconductor transistor with Y shape metal gate |
US20100289080A1 (en) * | 2009-05-15 | 2010-11-18 | Andy Wei | Semiconductor device comprising metal gates and a silicon containing resistor formed on an isolation structure |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102007041207B4 (en) * | 2007-08-31 | 2015-05-21 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | CMOS device with gate insulation layers of different type and thickness and method of manufacture |
US8039381B2 (en) * | 2008-09-12 | 2011-10-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Photoresist etch back method for gate last process |
-
2009
- 2009-10-30 DE DE102009046245.7A patent/DE102009046245B4/en active Active
-
2010
- 2010-09-30 US US12/894,746 patent/US20110101470A1/en not_active Abandoned
-
2013
- 2013-05-07 US US13/888,753 patent/US8735270B2/en active Active
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010027005A1 (en) * | 2000-03-29 | 2001-10-04 | Masaru Moriwaki | Semiconductor device and method for fabricating the device |
US20040121541A1 (en) * | 2002-12-20 | 2004-06-24 | Mark Doczy | Integrating n-type and p-type metal gate transistors |
US20050064663A1 (en) * | 2003-09-19 | 2005-03-24 | Tomohiro Saito | Method of manufacturing semiconductor device |
US20050090066A1 (en) * | 2003-10-22 | 2005-04-28 | International Business Machines Corporation | Method and manufacture of thin silicon on insulator (soi) with recessed channel and devices manufactured thereby |
US20050250258A1 (en) * | 2004-05-04 | 2005-11-10 | Metz Matthew V | Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode |
US20070037343A1 (en) * | 2005-08-10 | 2007-02-15 | Texas Instruments Inc. | Process for manufacturing dual work function metal gates in a microelectronics device |
US20070262451A1 (en) * | 2006-05-09 | 2007-11-15 | Willy Rachmady | Recessed workfunction metal in CMOS transistor gates |
US20080185637A1 (en) * | 2007-02-06 | 2008-08-07 | Sony Corporation | Insulated gate field effect transistor and a method of manufacturing the same |
US7745889B2 (en) * | 2007-04-24 | 2010-06-29 | United Microelectronics Corp. | Metal oxide semiconductor transistor with Y shape metal gate |
US20090087974A1 (en) * | 2007-09-29 | 2009-04-02 | Andrew Waite | Method of forming high-k gate electrode structures after transistor fabrication |
US20100289080A1 (en) * | 2009-05-15 | 2010-11-18 | Andy Wei | Semiconductor device comprising metal gates and a silicon containing resistor formed on an isolation structure |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106941096A (en) * | 2011-10-19 | 2017-07-11 | 台湾积体电路制造股份有限公司 | Semiconductor devices and its manufacture method with metal gate electrode |
US20150118836A1 (en) * | 2013-10-28 | 2015-04-30 | United Microelectronics Corp. | Method of fabricating semiconductor device |
CN104681616A (en) * | 2013-11-27 | 2015-06-03 | 台湾积体电路制造股份有限公司 | Semiconductor Device And Method Of Making |
DE102014119648B4 (en) | 2014-07-10 | 2021-09-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | METAL GATE STACK WITH TaAlCN LAYER |
US9190488B1 (en) * | 2014-08-13 | 2015-11-17 | Globalfoundries Inc. | Methods of forming gate structure of semiconductor devices and the resulting devices |
US11038035B2 (en) | 2015-10-30 | 2021-06-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with enlarged gate electrode structure and method for forming the same |
US9748350B2 (en) * | 2015-10-30 | 2017-08-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with enlarged gate electrode structure and method for forming the same |
US20170125534A1 (en) * | 2015-10-30 | 2017-05-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with enlarged gate electrode structure and method for forming the same |
US10141416B2 (en) | 2015-10-30 | 2018-11-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with enlarged gate electrode structure and method for forming the same |
US10297671B2 (en) | 2017-02-03 | 2019-05-21 | International Business Machines Corporation | Uniform threshold voltage for nanosheet devices |
US10084055B2 (en) | 2017-02-03 | 2018-09-25 | International Business Machines Corporation | Uniform threshold voltage for nanosheet devices |
US11804535B2 (en) | 2017-11-28 | 2023-10-31 | Samsung Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
US10121882B1 (en) * | 2017-11-30 | 2018-11-06 | Intel Corporation | Gate line plug structures for advanced integrated circuit structure fabrication |
US20190164968A1 (en) * | 2017-11-30 | 2019-05-30 | Intel Corporation | Differentiated voltage threshold metal gate structures for advanced integrated circuit structure fabrication |
US10741669B2 (en) * | 2017-11-30 | 2020-08-11 | Intel Corporation | Differentiated voltage threshold metal gate structures for advanced integrated circuit structure fabrication |
US10790378B2 (en) * | 2017-11-30 | 2020-09-29 | Intel Corporation | Replacement gate structures for advanced integrated circuit structure fabrication |
US10886383B2 (en) | 2017-11-30 | 2021-01-05 | Intel Corporation | Replacement gate structures for advanced integrated circuit structure fabrication |
US10121875B1 (en) * | 2017-11-30 | 2018-11-06 | Intel Corporation | Replacement gate structures for advanced integrated circuit structure fabrication |
US11342445B2 (en) | 2017-11-30 | 2022-05-24 | Intel Corporation | Differentiated voltage threshold metal gate structures for advanced integrated circuit structure fabrication |
US11482611B2 (en) | 2017-11-30 | 2022-10-25 | Intel Corporation | Replacement gate structures for advanced integrated circuit structure fabrication |
Also Published As
Publication number | Publication date |
---|---|
US20130273729A1 (en) | 2013-10-17 |
DE102009046245B4 (en) | 2016-08-04 |
DE102009046245A1 (en) | 2011-05-12 |
US8735270B2 (en) | 2014-05-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20110101470A1 (en) | High-k metal gate electrode structures formed by separate removal of placeholder materials in transistors of different conductivity type | |
US8669151B2 (en) | High-K metal gate electrode structures formed at different process stages of a semiconductor device | |
US8232188B2 (en) | High-K metal gate electrode structures formed by separate removal of placeholder materials using a masking regime prior to gate patterning | |
US8367495B2 (en) | Method for forming CMOS transistors having metal-containing gate electrodes formed on a high-K gate dielectric material | |
US8247281B2 (en) | Technique for exposing a placeholder material in a replacement gate approach by modifying a removal rate of stressed dielectric overlayers | |
US8048792B2 (en) | Superior fill conditions in a replacement gate approach by corner rounding prior to completely removing a placeholder material | |
US8653605B2 (en) | Work function adjustment in a high-K gate electrode structure after transistor fabrication by using lanthanum | |
US8674416B2 (en) | Semiconductor device with reduced threshold variability having a threshold adjusting semiconductor alloy in the device active region | |
US7981740B2 (en) | Enhanced cap layer integrity in a high-K metal gate stack by using a hard mask for offset spacer patterning | |
US8241977B2 (en) | Short channel transistor with reduced length variation by using amorphous electrode material during implantation | |
US8748275B2 (en) | Semiconductor devices comprising a channel semiconductor alloy formed with reduced STI topography | |
US8378432B2 (en) | Maintaining integrity of a high-K gate stack by an offset spacer used to determine an offset of a strain-inducing semiconductor alloy | |
US8198147B2 (en) | Superior fill conditions in a replacement gate approach by using a tensile stressed overlayer | |
US8383500B2 (en) | Semiconductor device formed by a replacement gate approach based on an early work function metal | |
US20120319205A1 (en) | High-k metal gate electrode structures formed by reducing a gate fill aspect ratio in replacement gate technology | |
US8198152B2 (en) | Transistors comprising high-k metal gate electrode structures and adapted channel semiconductor materials | |
US8748302B2 (en) | Replacement gate approach for high-k metal gate stacks by using a multi-layer contact level | |
US8951901B2 (en) | Superior integrity of a high-K gate stack by forming a controlled undercut on the basis of a wet chemistry | |
US20110186915A1 (en) | Replacement gate approach based on a reverse offset spacer applied prior to work function metal deposition | |
US20120196425A1 (en) | High-K Metal Gate Electrode Structures Formed by a Replacement Gate Approach Based on Superior Planarity of Placeholder Materials | |
US8338306B2 (en) | Forming semiconductor resistors in a semiconductor device comprising metal gates by increasing etch resistivity of the resistors | |
US20110244670A1 (en) | Replacement Gate Approach for High-K Metal Gate Stacks by Avoiding a Polishing Process for Exposing the Placeholder Material | |
WO2009108366A2 (en) | A semiconductor device comprising a metal gate stack of reduced height and method of forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HEMPEL, KLAUS;BEYER, SVEN;LENSKI, MARKUS;AND OTHERS;REEL/FRAME:025071/0298 Effective date: 20100108 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |