US20110024821A1 - Push-pull fpga cell - Google Patents
Push-pull fpga cell Download PDFInfo
- Publication number
- US20110024821A1 US20110024821A1 US12/903,493 US90349310A US2011024821A1 US 20110024821 A1 US20110024821 A1 US 20110024821A1 US 90349310 A US90349310 A US 90349310A US 2011024821 A1 US2011024821 A1 US 2011024821A1
- Authority
- US
- United States
- Prior art keywords
- channel
- transistor
- flash
- gate
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0441—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates
Definitions
- the present invention relates to non-volatile memory cells. More particularly, the present invention relates to push-pull non-volatile memory cells and to arrays of such memory cells.
- FIG. 1 is a schematic diagram shows an illustrative prior-art push-pull non-volatile memory cell.
- the memory cell includes a p-channel non-volatile memory transistor connected in series with an n-channel non-volatile transistor.
- the p-channel non-volatile memory transistor and the n-channel non-volatile transistor may be fabricated as floating-gate flash transistors or may be fabricated using other known non-volatile transistor technologies.
- the memory cell shown in FIG. 1 may be used to drive a switch transistor such as the n-channel transistor shown with its gate coupled to the common drain connections of the p-channel non-volatile memory transistor and the n-channel non-volatile transistor.
- a switch transistor such as the n-channel transistor shown with its gate coupled to the common drain connections of the p-channel non-volatile memory transistor and the n-channel non-volatile transistor.
- Such a memory cell arrangement may be used to form programmable circuit connections in a programmable integrated circuit such as a field programmable gate array (FPGA) integrated circuit.
- FPGA field programmable gate array
- the memory cell shown in FIG. 1 may be programmed into one of two states.
- the first state the n-channel non-volatile transistor is turned on and the p-channel non-volatile transistor is turned off.
- the gate of the n-channel switch transistor is grounded, turning it off.
- the second state the p-channel non-volatile transistor is turned on and the re-channel non-volatile transistor is turned off.
- the gate of the n-channel switch transistor is at approximately V DD , turning it on.
- the p-channel non-volatile transistor is programmed by placing a negative voltage, such as ⁇ 4v, on the source of the p-channel non-volatile transistor, placing a positive voltage such as 8.5v on its gate, while its bulk is biased at a voltage such as 1.2v.
- the gate and source of the p-channel non-volatile transistor are biased at 0v during this procedure.
- the n-channel flash non-volatile transistor is programmed by placing a voltage such as 8.5v, on its gate, and placing a voltage such as 4.5v on its source.
- the gate of the p-channel non-volatile transistor is biased at a voltage such as ⁇ 3.3v and its source is biased at a voltage such as 0v during this procedure.
- FIG. 1 is a schematic diagram of an illustrative prior-art push-pull non-volatile memory cell.
- FIG. 2 is a schematic diagram of an illustrative push-pull non-volatile memory cell according to one aspect of the present invention.
- FIG. 3 is a schematic diagram of a portion of an illustrative array of push-pull non-volatile memory cells according to one aspect of the present invention.
- FIG. 4 is a schematic diagram of an illustrative push-pull non-volatile memory cell according to one aspect of the present invention.
- FIG. 5 is a schematic diagram of a portion of an illustrative array of push-pull non-volatile memory cells according to one aspect of the present invention.
- Memory cell 10 includes a p-channel flash transistor 12 connected in series with an n-channel flash transistor 14 .
- An n-channel switch transistor 16 has its gate connected to the common drain connections of the p-channel flash transistor 12 and the n-channel flash transistor 14 .
- the n-channel switch transistor may be used to make programmable connections between circuit nodes coupled to its source and drain to form programmable circuits as is known in the art.
- An additional n-channel assist transistor 18 has its drain connected to the common drain connections of the p-channel flash transistor 12 and the n-channel flash transistor 14 and its source connected to ground.
- p-channel non-volatile memory transistor and the n-channel non-volatile transistor are disclosed in the specific example herein as employing flash technology, but persons of ordinary skill in the art will appreciate that they may be fabricated as floating-gate flash transistors or may be fabricated using other known non-volatile transistor technologies.
- a voltage such as 8.5v is applied to its control gate, a negative voltage such as ⁇ 4v is applied to its source, and a voltage such as 1 . 2 v is applied to the n-well in which p-channel flash transistor 12 is formed.
- Ground potential (0v) is applied to the control gate of n-channel flash transistor 14 and to the gate of n-channel assist transistor 18 .
- the drain of n-channel flash transistor 14 may be left floating.
- the p-channel flash transistor is programmed using band-to-band (BTB) programming.
- BTB band-to-band
- n-channel flash transistor 14 To program n-channel flash transistor 14 , a voltage such as 8.5v is applied to its control gate, and a voltage such as 4.5v is applied to its source. Ground potential (0v) is applied to the source of the p-channel flash transistor 12 and a negative voltage such as ⁇ 3.3v is applied to its control gate. A voltage such as 3.3v is applied to the gate of n-channel assist transistor 18 .
- the n-channel flash transistor 14 is programmed using hot carrier injection (HCl) programming.
- the n-channel assist transistor 18 in the memory cell 10 is employed to pass HCl programming current for programming the n-channel flash transistor 14 in the cell.
- the programming voltages suggested for programming transistors 12 and 14 may scale depending on feature size and/or the memory technology employed. Persons of ordinary skill in the art will readily appreciate what voltages to employ to program memory transistors 12 and 14 in any given non-volatile memory technology.
- FIG. 3 a schematic diagram shows a portion 20 of an illustrative array of push-pull non-volatile memory cells according to one aspect of the present invention.
- the portion 20 of the array shown in FIG. 3 includes memory cells 10 - 1 and 10 - 2 in a first row of the array, and memory cells 10 - 3 and 10 - 4 in a second row of the array.
- Memory cells 10 - 1 and 10 - 3 are in a first column of the array and memory cells 10 - 2 and 10 - 4 are in a second column of the array.
- the control gates of p-channel flash transistors 12 - 1 and 12 - 2 in memory cells 10 - 1 and 10 - 2 in the first row of the array are connected together to a p-channel row line 22 .
- the control gates of n-channel flash transistors 14 - 1 and 14 - 2 in memory cells 10 - 1 and 10 - 2 are connected together to an n-channel row line 24 .
- the gates of n-channel assist transistors 18 - 1 and 18 - 2 in memory cells 10 - 1 and 10 - 2 are connected to a row line 26 .
- the control gates of p-channel flash transistors 12 - 3 and 12 - 4 in memory cells 10 - 3 and 10 - 4 in the second row of the array are connected together to a p-channel row line 28 .
- the control gates of n-channel flash transistors 14 - 3 and 14 - 4 in memory cells 10 - 3 and 10 - 4 are connected together to an n-channel row line 30 .
- the gates of n-channel assist transistors 18 - 3 and 18 - 4 in memory cells 10 - 3 and 10 - 4 are connected to a row line 32 .
- the sources of p-channel flash transistors 12 - 1 and 12 - 3 in memory cells 10 - 1 and 10 - 3 in the first column of the array are connected together to a p-channel column line 34 .
- the sources of n-channel flash transistors 14 - 1 and 14 - 3 in memory cells 10 - 1 and 10 - 3 are connected together to an n-channel column line 36 .
- the sources of p-channel flash transistors 12 - 2 and 12 - 4 in memory cells 10 - 2 and 10 - 4 in the second column of the array are connected together to a p-channel column line 38 .
- the sources of n-channel flash transistors 14 - 2 and 14 - 3 in memory cells 10 - 2 and 10 - 4 are connected together to an n-channel column line 40 .
- the p-channel row lines containing cells that are unselected are driven to 0v.
- the p-channel and n-channel column lines containing cells that are unselected are driven to a voltage that will minimize gate disturb of the memory cells on the unselected column lines, such as about 2-5 volts.
- the n-channel row lines containing cells that are unselected are driven to 0v.
- the p-channel and n-channel column lines containing cells that are unselected are driven to a voltage that will minimize gate disturb of the memory cells on the unselected column lines, such as about 2-5 volts.
- a negative voltage such as ⁇ 8.5 volts is applied to all of row lines 22 , 24 , 26 , 28 , 30 , and 32 , p-channel and n-channel column lines 34 , 36 , 38 , and 40 are allowed to float, and a voltage such as 1.2v is applied to the sources and drains of switch transistors 16 - 1 through 16 - 4 .
- the erase mechanism of the memory cells of the present invention is Fowler-Nordheim tunneling (FN). Because of this, the p-channel and n-channel flash transistors 12 and 14 need coupling ratios that are about 10% better than normal flash cells because the p-well/n-well bias can not be more than the switch transistor oxide tolerance level.
- the p-channel and re-channel flash transistor size is independent when programming using HCl because the majority program current is passed from the n-channel assist transistors 18 .
- the memory cell of FIG. 2 has the advantage that an independent read of the status of the n-channel and p-channel transistors 12 and 14 is performed without disturbing the other one of the transistors 12 and 14 . Reading one of the n-channel and p-channel transistors 12 and 14 using transistor 18 does not require driving the gate of the other one of n-channel and p-channel transistors 12 and 14 .
- FIG. 4 a schematic diagram shows an illustrative push-pull non-volatile memory cell 50 according to another aspect of the present invention.
- Memory cell 50 is almost identical to memory cell 10 of FIG. 2 and includes a p-channel flash transistor 12 connected in series with an n-channel flash transistor 14 .
- An n-channel switch transistor 16 has its gate connected to the common drain connections of the p-channel flash transistor 12 and the n-channel flash transistor 14 .
- An additional n-channel assist transistor 18 has its drain connected to the common drain connections of the p-channel flash transistor 12 and the n-channel flash transistor 14 and its source connected to ground.
- the difference between memory cell 10 of FIG. 2 and memory cell 50 of FIG. 4 is that p-channel flash transistor 12 and the n-channel flash transistor 14 in memory cell 50 of FIG. 4 share a common floating gate.
- One advantage of the memory cell 50 of FIG. 4 is that only the n-channel flash transistor 14 needs to be erased and programmed since it shares its floating gate with the p-channel flash transistor 12 .
- the programming circuitry that needs to be provided is less complicated since it only has to be used to provide the voltages necessary to program the re-channel flash transistor 14 .
- FIG. 5 a schematic diagram shows a portion 60 of an illustrative array of push-pull non-volatile memory cells according to another aspect of the present invention.
- the portion 60 of the array shown in FIG. 5 uses the memory cell depicted in FIG. 4 in which the p-channel and n-channel flash transistors share a common floating gate.
- the portion 60 of the memory cell array shown in FIG. 5 includes memory cells 50 - 1 and 50 - 2 in a first row of the array, and memory cells 50 - 3 and 50 - 4 in a second row of the array.
- Memory cells 50 - 1 and 50 - 3 are in a first column of the array and memory cells 50 - 2 and 50 - 4 are in a second column of the array.
- the control gates of p-channel flash transistors 12 - 1 and 12 - 2 in memory cells 50 - 1 and 50 - 2 in the first row of the array are connected together to a row line 22 .
- the control gates of n-channel flash transistors 14 - 1 and 14 - 2 in memory cells 10 - 1 and 10 - 2 are also connected together to p-channel row line 22 . Separate row lines for the control gates of each of the p-channel and n-channel flash transistors seen in the embodiment of FIG. 3 are not used.
- the gates of n-channel assist transistors 18 - 1 and 18 - 2 in memory cells 10 - 1 and 10 - 2 are connected to a row line 26 .
- the control gates of p-channel flash transistors 12 - 3 and 12 - 4 and n-channel flash transistors 14 - 3 and 14 - 4 in memory cells 10 - 3 and 10 - 4 in the second row of the array are connected together to a row line 28 .
- the gates of n-channel assist transistors 18 - 3 and 18 - 4 in memory cells 10 - 3 and 10 - 4 are connected to a row line 32 .
- the row lines are connected to row-access circuitry as is known in the art.
- the sources of p-channel flash transistors 12 - 1 and 12 - 3 in memory cells 10 - 1 and 10 - 3 in the first column of the array are connected together to a p-channel column line 34 .
- the sources of n-channel flash transistors 14 - 1 and 14 - 3 in memory cells 10 - 1 and 10 - 3 are connected together to an n-channel column line 36 .
- the sources of p-channel flash transistors 12 - 2 and 12 - 4 in memory cells 10 - 2 and 10 - 4 in the second column of the array are connected together to a p-channel column line 38 .
- the sources of n-channel flash transistors 14 - 2 and 14 - 3 in memory cells 10 - 2 and 10 - 4 are connected together to an n-channel column line 40 .
- the p-channel column lines 34 , and 38 are allowed to float.
- the ones of the n-channel column lines 36 and 40 for columns not containing the memory cell to be programmed are also allowed to float. Only the n-channel column line for the column containing the memory cell to be programmed is driven to a voltage such as 4.5v.
- the one of lines 22 and 26 for the row containing the memory cell to be programmed is driven to a voltage such as 8.5v.
- the other row lines in the array are driven to 0v.
- the one of row lines 30 and 32 containing the memory cell to be programmed is driven to a voltage such as 3.3v.
- the other ones of row lines 30 and 32 not containing the memory cell to be programmed may driven to a voltage such as either 0v or 3.3v.
- the mechanism used to program the selected memory cell is HCl programming.
- all of the column lines 34 , 36 , 38 , and 40 are allowed to float.
- a voltage such as 7v is applied to the wells containing the n-channel and p-channel flash transistors.
- a negative voltage such as ⁇ 8.5v is applied to the control gates of the n-channel and p-channel flash transistors on row lines 22 and 26 .
- a voltage such as 1.2v is applied to the sources and drains of the switch transistors, and a voltage such as 3.3v is applied to the gates of the n-channel assist transistors on row lines 30 and 32 .
- 0v is applied to the gates of the n-channel assist transistors 18 - 1 through 18 - 4 to turn them off.
- a voltage such as 3.3v is applied to p-channel column lines 34 and 38
- 0v is applied to n-channel column lines 36 and 40 .
- a voltage such as 3.3v is applied to the control gates of the n-channel and p-channel flash transistors on row lines 22 and 26 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Memories (AREA)
Abstract
A flash memory cell includes a p-channel flash transistor having a source, a drain, a floating gate, and a control gate, an n-channel flash transistor having a source, a drain coupled to the drain of the p-channel flash transistor, a floating gate, and a control gate, a switch transistor having a gate coupled to the drains of the p-channel flash transistor and the n-channel flash transistor, a source, and a drain, and an n-channel assist transistor having a drain coupled to the drains of the p-channel flash transistor and the n-channel flash transistor, a source coupled to a fixed potential, and a gate.
Description
- This application is a continuation of co-pending U.S. patent application Ser. No. 12/334,059, filed Dec. 12, 2008, the entirety of which is incorporated by reference herein.
- 1. Field of the Invention
- The present invention relates to non-volatile memory cells. More particularly, the present invention relates to push-pull non-volatile memory cells and to arrays of such memory cells.
- 2. The Prior Art
- Push-pull non-volatile memory cells are known in the art.
FIG. 1 is a schematic diagram shows an illustrative prior-art push-pull non-volatile memory cell. The memory cell includes a p-channel non-volatile memory transistor connected in series with an n-channel non-volatile transistor. The p-channel non-volatile memory transistor and the n-channel non-volatile transistor may be fabricated as floating-gate flash transistors or may be fabricated using other known non-volatile transistor technologies. - The memory cell shown in
FIG. 1 may be used to drive a switch transistor such as the n-channel transistor shown with its gate coupled to the common drain connections of the p-channel non-volatile memory transistor and the n-channel non-volatile transistor. Such a memory cell arrangement may be used to form programmable circuit connections in a programmable integrated circuit such as a field programmable gate array (FPGA) integrated circuit. - The memory cell shown in
FIG. 1 may be programmed into one of two states. In the first state, the n-channel non-volatile transistor is turned on and the p-channel non-volatile transistor is turned off. In this state, the gate of the n-channel switch transistor is grounded, turning it off. In the second state, the p-channel non-volatile transistor is turned on and the re-channel non-volatile transistor is turned off. In this state, the gate of the n-channel switch transistor is at approximately VDD, turning it on. - In the case of flash non-volatile memory transistors, the p-channel non-volatile transistor is programmed by placing a negative voltage, such as −4v, on the source of the p-channel non-volatile transistor, placing a positive voltage such as 8.5v on its gate, while its bulk is biased at a voltage such as 1.2v. The gate and source of the p-channel non-volatile transistor are biased at 0v during this procedure.
- The n-channel flash non-volatile transistor is programmed by placing a voltage such as 8.5v, on its gate, and placing a voltage such as 4.5v on its source. The gate of the p-channel non-volatile transistor is biased at a voltage such as −3.3v and its source is biased at a voltage such as 0v during this procedure.
-
FIG. 1 is a schematic diagram of an illustrative prior-art push-pull non-volatile memory cell. -
FIG. 2 is a schematic diagram of an illustrative push-pull non-volatile memory cell according to one aspect of the present invention. -
FIG. 3 is a schematic diagram of a portion of an illustrative array of push-pull non-volatile memory cells according to one aspect of the present invention. -
FIG. 4 is a schematic diagram of an illustrative push-pull non-volatile memory cell according to one aspect of the present invention. -
FIG. 5 is a schematic diagram of a portion of an illustrative array of push-pull non-volatile memory cells according to one aspect of the present invention. - Persons of ordinary skill in the art will realize that the following description of the present invention is illustrative only and not in any way limiting. Other embodiments of the invention will readily suggest themselves to such skilled persons.
- Referring now to
FIG. 2 , a schematic diagram shows an illustrative push-pull non-volatileflash memory cell 10 according to one aspect of the present invention.Memory cell 10 includes a p-channel flash transistor 12 connected in series with an n-channel flash transistor 14. An n-channel switch transistor 16 has its gate connected to the common drain connections of the p-channel flash transistor 12 and the n-channel flash transistor 14. The n-channel switch transistor may be used to make programmable connections between circuit nodes coupled to its source and drain to form programmable circuits as is known in the art. An additional n-channel assist transistor 18 has its drain connected to the common drain connections of the p-channel flash transistor 12 and the n-channel flash transistor 14 and its source connected to ground. The p-channel non-volatile memory transistor and the n-channel non-volatile transistor are disclosed in the specific example herein as employing flash technology, but persons of ordinary skill in the art will appreciate that they may be fabricated as floating-gate flash transistors or may be fabricated using other known non-volatile transistor technologies. - To program p-
channel flash transistor 12, a voltage such as 8.5v is applied to its control gate, a negative voltage such as −4v is applied to its source, and a voltage such as 1.2 v is applied to the n-well in which p-channel flash transistor 12 is formed. Ground potential (0v) is applied to the control gate of n-channel flash transistor 14 and to the gate of n-channel assist transistor 18. The drain of n-channel flash transistor 14 may be left floating. The p-channel flash transistor is programmed using band-to-band (BTB) programming. - To program n-
channel flash transistor 14, a voltage such as 8.5v is applied to its control gate, and a voltage such as 4.5v is applied to its source. Ground potential (0v) is applied to the source of the p-channel flash transistor 12 and a negative voltage such as −3.3v is applied to its control gate. A voltage such as 3.3v is applied to the gate of n-channel assist transistor 18. The n-channel flash transistor 14 is programmed using hot carrier injection (HCl) programming. The n-channel assist transistor 18 in thememory cell 10 is employed to pass HCl programming current for programming the n-channel flash transistor 14 in the cell. The programming voltages suggested forprogramming transistors memory transistors - Referring now to
FIG. 3 , a schematic diagram shows aportion 20 of an illustrative array of push-pull non-volatile memory cells according to one aspect of the present invention. Theportion 20 of the array shown inFIG. 3 includes memory cells 10-1 and 10-2 in a first row of the array, and memory cells 10-3 and 10-4 in a second row of the array. Memory cells 10-1 and 10-3 are in a first column of the array and memory cells 10-2 and 10-4 are in a second column of the array. - The control gates of p-channel flash transistors 12-1 and 12-2 in memory cells 10-1 and 10-2 in the first row of the array are connected together to a p-
channel row line 22. The control gates of n-channel flash transistors 14-1 and 14-2 in memory cells 10-1 and 10-2 are connected together to an n-channel row line 24. The gates of n-channel assist transistors 18-1 and 18-2 in memory cells 10-1 and 10-2 are connected to arow line 26. The control gates of p-channel flash transistors 12-3 and 12-4 in memory cells 10-3 and 10-4 in the second row of the array are connected together to a p-channel row line 28. The control gates of n-channel flash transistors 14-3 and 14-4 in memory cells 10-3 and 10-4 are connected together to an n-channel row line 30. The gates of n-channel assist transistors 18-3 and 18-4 in memory cells 10-3 and 10-4 are connected to arow line 32. - The sources of p-channel flash transistors 12-1 and 12-3 in memory cells 10-1 and 10-3 in the first column of the array are connected together to a p-
channel column line 34. The sources of n-channel flash transistors 14-1 and 14-3 in memory cells 10-1 and 10-3 are connected together to an n-channel column line 36. The sources of p-channel flash transistors 12-2 and 12-4 in memory cells 10-2 and 10-4 in the second column of the array are connected together to a p-channel column line 38. The sources of n-channel flash transistors 14-2 and 14-3 in memory cells 10-2 and 10-4 are connected together to an n-channel column line 40. - When programming the p-channel flash transistors in the array, the p-channel row lines containing cells that are unselected are driven to 0v. The p-channel and n-channel column lines containing cells that are unselected are driven to a voltage that will minimize gate disturb of the memory cells on the unselected column lines, such as about 2-5 volts. When programming the n-channel flash transistors in the array, the n-channel row lines containing cells that are unselected are driven to 0v. The p-channel and n-channel column lines containing cells that are unselected are driven to a voltage that will minimize gate disturb of the memory cells on the unselected column lines, such as about 2-5 volts.
- To simultaneously erase both the p-channel and n-channel flash transistors in all of memory cells 10-1 through 10-4, a negative voltage such as −8.5 volts is applied to all of
row lines channel column lines - The erase mechanism of the memory cells of the present invention is Fowler-Nordheim tunneling (FN). Because of this, the p-channel and n-
channel flash transistors - The memory cell of
FIG. 2 has the advantage that an independent read of the status of the n-channel and p-channel transistors transistors channel transistors channel transistors - Referring now to
FIG. 4 , a schematic diagram shows an illustrative push-pullnon-volatile memory cell 50 according to another aspect of the present invention.Memory cell 50 is almost identical tomemory cell 10 ofFIG. 2 and includes a p-channel flash transistor 12 connected in series with an n-channel flash transistor 14. An n-channel switch transistor 16 has its gate connected to the common drain connections of the p-channel flash transistor 12 and the n-channel flash transistor 14. An additional n-channel assist transistor 18 has its drain connected to the common drain connections of the p-channel flash transistor 12 and the n-channel flash transistor 14 and its source connected to ground. The difference betweenmemory cell 10 ofFIG. 2 andmemory cell 50 ofFIG. 4 is that p-channel flash transistor 12 and the n-channel flash transistor 14 inmemory cell 50 ofFIG. 4 share a common floating gate. - One advantage of the
memory cell 50 ofFIG. 4 is that only the n-channel flash transistor 14 needs to be erased and programmed since it shares its floating gate with the p-channel flash transistor 12. Thus the programming circuitry that needs to be provided is less complicated since it only has to be used to provide the voltages necessary to program there-channel flash transistor 14. - Referring now to
FIG. 5 , a schematic diagram shows aportion 60 of an illustrative array of push-pull non-volatile memory cells according to another aspect of the present invention. Theportion 60 of the array shown inFIG. 5 uses the memory cell depicted inFIG. 4 in which the p-channel and n-channel flash transistors share a common floating gate. - The
portion 60 of the memory cell array shown inFIG. 5 includes memory cells 50-1 and 50-2 in a first row of the array, and memory cells 50-3 and 50-4 in a second row of the array. Memory cells 50-1 and 50-3 are in a first column of the array and memory cells 50-2 and 50-4 are in a second column of the array. - The control gates of p-channel flash transistors 12-1 and 12-2 in memory cells 50-1 and 50-2 in the first row of the array are connected together to a
row line 22. The control gates of n-channel flash transistors 14-1 and 14-2 in memory cells 10-1 and 10-2 are also connected together to p-channel row line 22. Separate row lines for the control gates of each of the p-channel and n-channel flash transistors seen in the embodiment ofFIG. 3 are not used. The gates of n-channel assist transistors 18-1 and 18-2 in memory cells 10-1 and 10-2 are connected to arow line 26. The control gates of p-channel flash transistors 12-3 and 12-4 and n-channel flash transistors 14-3 and 14-4 in memory cells 10-3 and 10-4 in the second row of the array are connected together to arow line 28. The gates of n-channel assist transistors 18-3 and 18-4 in memory cells 10-3 and 10-4 are connected to arow line 32. The row lines are connected to row-access circuitry as is known in the art. - The sources of p-channel flash transistors 12-1 and 12-3 in memory cells 10-1 and 10-3 in the first column of the array are connected together to a p-
channel column line 34. The sources of n-channel flash transistors 14-1 and 14-3 in memory cells 10-1 and 10-3 are connected together to an n-channel column line 36. The sources of p-channel flash transistors 12-2 and 12-4 in memory cells 10-2 and 10-4 in the second column of the array are connected together to a p-channel column line 38. The sources of n-channel flash transistors 14-2 and 14-3 in memory cells 10-2 and 10-4 are connected together to an n-channel column line 40. - To program memory cells in the array of
FIG. 5 , the p-channel column lines channel column lines lines row lines row lines - In order to simultaneously erase all of the memory cells in
array 50, all of the column lines 34, 36, 38, and 40 are allowed to float. A voltage such as 7v is applied to the wells containing the n-channel and p-channel flash transistors. A negative voltage such as −8.5v is applied to the control gates of the n-channel and p-channel flash transistors onrow lines row lines - During normal operation, 0v is applied to the gates of the n-channel assist transistors 18-1 through 18-4 to turn them off. A voltage such as 3.3v is applied to p-
channel column lines channel column lines row lines - While embodiments and applications of this invention have been shown and described, it would be apparent to those skilled in the art that many more modifications than mentioned above are possible without departing from the inventive concepts herein. The invention, therefore, is not to be restricted except in the spirit of the appended claims.
Claims (1)
1. A flash memory cell including:
a p-channel flash transistor having a source, a drain, a floating gate, and a control gate;
an n-channel flash transistor having a source, a drain coupled to the drain of the p-channel flash transistor, a floating gate, and a control gate;
a switch transistor having a gate coupled to the drains of the p-channel flash transistor and the n-channel flash transistor, a source, and a drain; and
an n-channel assist transistor having a drain coupled to the drains of the p-channel flash transistor and the n-channel flash transistor, a source coupled to a fixed potential, and a gate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/903,493 US20110024821A1 (en) | 2008-12-12 | 2010-10-13 | Push-pull fpga cell |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/334,059 US7839681B2 (en) | 2008-12-12 | 2008-12-12 | Push-pull FPGA cell |
US12/903,493 US20110024821A1 (en) | 2008-12-12 | 2010-10-13 | Push-pull fpga cell |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/334,059 Continuation US7839681B2 (en) | 2008-12-12 | 2008-12-12 | Push-pull FPGA cell |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110024821A1 true US20110024821A1 (en) | 2011-02-03 |
Family
ID=42240326
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/334,059 Active 2029-06-04 US7839681B2 (en) | 2008-12-12 | 2008-12-12 | Push-pull FPGA cell |
US12/903,493 Abandoned US20110024821A1 (en) | 2008-12-12 | 2010-10-13 | Push-pull fpga cell |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/334,059 Active 2029-06-04 US7839681B2 (en) | 2008-12-12 | 2008-12-12 | Push-pull FPGA cell |
Country Status (1)
Country | Link |
---|---|
US (2) | US7839681B2 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100157688A1 (en) * | 2008-12-23 | 2010-06-24 | Actel Corporation | Push-pull memory cell configured for simultaneous programming of n-channel and p-channel non-volatile transistors |
US20100208520A1 (en) * | 2009-02-13 | 2010-08-19 | Actel Corporation | Array and control method for flash based fpga cell |
US20110001116A1 (en) * | 2009-07-02 | 2011-01-06 | Actel Corporation | Back to back resistive random access memory cells |
US20140332048A1 (en) * | 2013-05-08 | 2014-11-13 | Vern Green Power Solutions, Llc | Thermoelectric device |
US10128852B2 (en) | 2015-12-17 | 2018-11-13 | Microsemi SoC Corporation | Low leakage ReRAM FPGA configuration cell |
US10147485B2 (en) | 2016-09-29 | 2018-12-04 | Microsemi Soc Corp. | Circuits and methods for preventing over-programming of ReRAM-based memory cells |
US10522224B2 (en) | 2017-08-11 | 2019-12-31 | Microsemi Soc Corp. | Circuitry and methods for programming resistive random access memory devices |
US10546633B2 (en) | 2016-12-09 | 2020-01-28 | Microsemi Soc Corp. | Resistive random access memory cell |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7839681B2 (en) * | 2008-12-12 | 2010-11-23 | Actel Corporation | Push-pull FPGA cell |
US8410815B2 (en) | 2010-12-02 | 2013-04-02 | Infineon Technologies Ag | Transistor arrangement and integrated circuit |
JP5627624B2 (en) * | 2012-03-16 | 2014-11-19 | 株式会社東芝 | Programmable logic device |
JP2013239597A (en) * | 2012-05-15 | 2013-11-28 | Toshiba Corp | Semiconductor integrated circuit |
US9947677B1 (en) * | 2017-02-21 | 2018-04-17 | International Business Machines Corporation | High-density EEPROM arrays having parallel-connected common-floating-gate NFET and PFET as memory cell |
US10170186B1 (en) | 2017-09-13 | 2019-01-01 | International Business Machines Corporation | High-density EEPROM arrays utilizing stacked field effect transistors |
US10283516B1 (en) | 2018-06-27 | 2019-05-07 | International Business Machines Corporation | Stacked nanosheet field effect transistor floating-gate EEPROM cell and array |
Citations (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4758745A (en) * | 1986-09-19 | 1988-07-19 | Actel Corporation | User programmable integrated circuit interconnect architecture and test method |
US4904338A (en) * | 1988-09-23 | 1990-02-27 | Arizona Board Of Regents | Carbon enhanced vapor etching |
US5314772A (en) * | 1990-10-09 | 1994-05-24 | Arizona Board Of Regents | High resolution, multi-layer resist for microlithography and method therefor |
US5500532A (en) * | 1994-08-18 | 1996-03-19 | Arizona Board Of Regents | Personal electronic dosimeter |
US5537056A (en) * | 1994-09-30 | 1996-07-16 | Actel Corporation | Antifuse-based FPGA architecture without high-voltage isolation transistors |
US5542690A (en) * | 1993-04-01 | 1996-08-06 | Forth Research, Inc. | Wheelchair for controlled environments |
US5576568A (en) * | 1995-01-18 | 1996-11-19 | Actel Corporation | Single-transistor electrically-alterable switch employing fowler nordheim tunneling for program and erase |
US5587603A (en) * | 1995-01-06 | 1996-12-24 | Actel Corporation | Two-transistor zero-power electrically-alterable non-volatile latch |
US5625211A (en) * | 1995-01-12 | 1997-04-29 | Actel Corporation | Two-transistor electrically-alterable switch employing hot electron injection and fowler nordheim tunneling |
US5761115A (en) * | 1996-05-30 | 1998-06-02 | Axon Technologies Corporation | Programmable metallization cell structure and method of making same |
US5812252A (en) * | 1995-01-31 | 1998-09-22 | Arete Associates | Fingerprint--Acquisition apparatus for access control; personal weapon and other systems controlled thereby |
US5877616A (en) * | 1996-09-11 | 1999-03-02 | Macronix International Co., Ltd. | Low voltage supply circuit for integrated circuit |
US6100560A (en) * | 1999-03-26 | 2000-08-08 | Cypress Semiconductor Corp. | Nonvolatile cell |
US6144580A (en) * | 1998-12-11 | 2000-11-07 | Cypress Semiconductor Corp. | Non-volatile inverter latch |
US6222774B1 (en) * | 1998-09-08 | 2001-04-24 | Kabushiki Kaisha Toshiba | Data-erasable non-volatile semiconductor memory device |
US6324102B1 (en) * | 2000-12-14 | 2001-11-27 | Actel Corporation | Radiation tolerant flash FPGA |
US6348365B1 (en) * | 2001-03-02 | 2002-02-19 | Micron Technology, Inc. | PCRAM cell manufacturing |
US6356478B1 (en) * | 2000-12-21 | 2002-03-12 | Actel Corporation | Flash based control for field programmable gate array |
US20030107105A1 (en) * | 1999-08-31 | 2003-06-12 | Kozicki Michael N. | Programmable chip-to-substrate interconnect structure and device and method of forming same |
US6650143B1 (en) * | 2002-07-08 | 2003-11-18 | Kilopass Technologies, Inc. | Field programmable gate array based upon transistor gate oxide breakdown |
US6709887B2 (en) * | 2001-03-01 | 2004-03-23 | Micron Technology, Inc. | Method of forming a chalcogenide comprising device |
US20040124407A1 (en) * | 2000-02-11 | 2004-07-01 | Kozicki Michael N. | Scalable programmable structure, an array including the structure, and methods of forming the same |
US6865117B2 (en) * | 2000-02-11 | 2005-03-08 | Axon Technologies Corporation | Programming circuit for a programmable microelectronic device, system including the circuit, and method of forming the same |
US6864500B2 (en) * | 2002-04-10 | 2005-03-08 | Micron Technology, Inc. | Programmable conductor memory cell structure |
US6891769B2 (en) * | 2003-07-17 | 2005-05-10 | Actel Corporation | Flash/dynamic random access memory field programmable gate array |
US20050141431A1 (en) * | 2003-08-06 | 2005-06-30 | Caveney Jack E. | Network managed device installation and provisioning technique |
US20050225413A1 (en) * | 2001-10-26 | 2005-10-13 | Kozicki Michael N | Microelectromechanical structures, devices including the structures, and methods of forming and tuning same |
US6955940B2 (en) * | 2001-08-29 | 2005-10-18 | Micron Technology, Inc. | Method of forming chalcogenide comprising devices |
US6970383B1 (en) * | 2003-06-10 | 2005-11-29 | Actel Corporation | Methods of redundancy in a floating trap memory element based field programmable gate array |
US6985378B2 (en) * | 1998-12-04 | 2006-01-10 | Axon Technologies Corporation | Programmable microelectronic device, structure, and system and method of forming the same |
US7006376B2 (en) * | 2001-10-26 | 2006-02-28 | Axon Technologies Corporation | Tunable cantilever apparatus and method for making same |
US20060086989A1 (en) * | 2004-10-25 | 2006-04-27 | Taiwan Semiconductor Manufacturing Co. | Semiconductor devices with reduced impact from alien particles |
US7120053B2 (en) * | 1997-02-26 | 2006-10-10 | Kabushiki Kaisha Toshiba | Semiconductor intergrated circuit device with a main cell array and a fuse cell array whose word lines and bit lines are extended in the same directions |
US20060238185A1 (en) * | 2005-04-08 | 2006-10-26 | Kozicki Michael N | Probe storage device, system including the device, and methods of forming and using same |
US20060291364A1 (en) * | 2005-04-25 | 2006-12-28 | Kozicki Michael N | Solid electrolyte probe storage device, system including the device, and methods of forming and using same |
US7187610B1 (en) * | 2003-07-17 | 2007-03-06 | Actel Corporation | Flash/dynamic random access memory field programmable gate array |
US7245535B2 (en) * | 2005-09-21 | 2007-07-17 | Actel Corporation | Non-volatile programmable memory cell for programmable logic array |
US20070165532A1 (en) * | 2006-01-17 | 2007-07-19 | Cisco Technology, Inc. | Techniques for detecting loop-free paths that cross routing information boundaries |
US20070165446A1 (en) * | 2005-11-03 | 2007-07-19 | Cswitch Corp., A California Corporation | SEU hardened latches and memory cells using progrmmable resistance devices |
US7301821B1 (en) * | 2005-10-13 | 2007-11-27 | Actel Corporation | Volatile data storage in a non-volatile memory cell array |
US20080101117A1 (en) * | 2006-11-01 | 2008-05-01 | Gumbo Logic, Inc. | Trap-charge non-volatile switch connector for programmable logic |
US7368789B1 (en) * | 2005-06-13 | 2008-05-06 | Actel Corporation | Non-volatile programmable memory cell and array for programmable logic array |
US7372065B2 (en) * | 2000-02-11 | 2008-05-13 | Axon Technologies Corporation | Programmable metallization cell structures including an oxide electrolyte, devices including the structure and method of forming same |
US7385219B2 (en) * | 2000-02-11 | 2008-06-10 | A{umlaut over (x)}on Technologies Corporation | Optimized solid electrolyte for programmable metallization cell devices and structures |
US7402847B2 (en) * | 2005-04-13 | 2008-07-22 | Axon Technologies Corporation | Programmable logic circuit and method of using same |
US7405967B2 (en) * | 1998-12-04 | 2008-07-29 | Axon Technologies Corporation | Microelectronic programmable device and methods of forming and programming the same |
US20080211540A1 (en) * | 2007-02-28 | 2008-09-04 | Shinobu Fujita | Programmable anti-fuse based on, e.g., zncds memory devices for fpga and other applications |
US7430137B2 (en) * | 2004-09-09 | 2008-09-30 | Actel Corporation | Non-volatile memory cells in a field programmable gate array |
US7511532B2 (en) * | 2005-11-03 | 2009-03-31 | Cswitch Corp. | Reconfigurable logic structures |
US7519000B2 (en) * | 2002-01-30 | 2009-04-14 | Panduit Corp. | Systems and methods for managing a network |
US7675766B2 (en) * | 2000-02-11 | 2010-03-09 | Axon Technologies Corporation | Microelectric programmable device and methods of forming and programming the same |
US7692972B1 (en) * | 2008-07-22 | 2010-04-06 | Actel Corporation | Split gate memory cell for programmable circuit device |
US20100092656A1 (en) * | 2008-10-10 | 2010-04-15 | Axon Technologies Corporation | Printable ionic structure and method of formation |
US7728322B2 (en) * | 2000-02-11 | 2010-06-01 | Axon Technologies Corporation | Programmable metallization cell structures including an oxide electrolyte, devices including the structure and method of forming same |
US20100149873A1 (en) * | 2008-12-12 | 2010-06-17 | Actel Corporation | Push-pull fpga cell |
US20100157688A1 (en) * | 2008-12-23 | 2010-06-24 | Actel Corporation | Push-pull memory cell configured for simultaneous programming of n-channel and p-channel non-volatile transistors |
US20100208520A1 (en) * | 2009-02-13 | 2010-08-19 | Actel Corporation | Array and control method for flash based fpga cell |
US20110001115A1 (en) * | 2009-07-02 | 2011-01-06 | Actel Corporation | Resistive ram devices for programmable logic devices |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5812452A (en) * | 1997-06-30 | 1998-09-22 | Winbond Memory Laboratory | Electrically byte-selectable and byte-alterable memory arrays |
-
2008
- 2008-12-12 US US12/334,059 patent/US7839681B2/en active Active
-
2010
- 2010-10-13 US US12/903,493 patent/US20110024821A1/en not_active Abandoned
Patent Citations (74)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4758745A (en) * | 1986-09-19 | 1988-07-19 | Actel Corporation | User programmable integrated circuit interconnect architecture and test method |
US4873459A (en) * | 1986-09-19 | 1989-10-10 | Actel Corporation | Programmable interconnect architecture |
US4758745B1 (en) * | 1986-09-19 | 1994-11-15 | Actel Corp | User programmable integrated circuit interconnect architecture and test method |
US4873459B1 (en) * | 1986-09-19 | 1995-01-10 | Actel Corp | Programmable interconnect architecture |
US4904338A (en) * | 1988-09-23 | 1990-02-27 | Arizona Board Of Regents | Carbon enhanced vapor etching |
US5314772A (en) * | 1990-10-09 | 1994-05-24 | Arizona Board Of Regents | High resolution, multi-layer resist for microlithography and method therefor |
US5542690A (en) * | 1993-04-01 | 1996-08-06 | Forth Research, Inc. | Wheelchair for controlled environments |
US5500532A (en) * | 1994-08-18 | 1996-03-19 | Arizona Board Of Regents | Personal electronic dosimeter |
US5537056A (en) * | 1994-09-30 | 1996-07-16 | Actel Corporation | Antifuse-based FPGA architecture without high-voltage isolation transistors |
US5587603A (en) * | 1995-01-06 | 1996-12-24 | Actel Corporation | Two-transistor zero-power electrically-alterable non-volatile latch |
US5625211A (en) * | 1995-01-12 | 1997-04-29 | Actel Corporation | Two-transistor electrically-alterable switch employing hot electron injection and fowler nordheim tunneling |
US5576568A (en) * | 1995-01-18 | 1996-11-19 | Actel Corporation | Single-transistor electrically-alterable switch employing fowler nordheim tunneling for program and erase |
US5812252A (en) * | 1995-01-31 | 1998-09-22 | Arete Associates | Fingerprint--Acquisition apparatus for access control; personal weapon and other systems controlled thereby |
US5761115A (en) * | 1996-05-30 | 1998-06-02 | Axon Technologies Corporation | Programmable metallization cell structure and method of making same |
US5877616A (en) * | 1996-09-11 | 1999-03-02 | Macronix International Co., Ltd. | Low voltage supply circuit for integrated circuit |
US7120053B2 (en) * | 1997-02-26 | 2006-10-10 | Kabushiki Kaisha Toshiba | Semiconductor intergrated circuit device with a main cell array and a fuse cell array whose word lines and bit lines are extended in the same directions |
US6222774B1 (en) * | 1998-09-08 | 2001-04-24 | Kabushiki Kaisha Toshiba | Data-erasable non-volatile semiconductor memory device |
US7405967B2 (en) * | 1998-12-04 | 2008-07-29 | Axon Technologies Corporation | Microelectronic programmable device and methods of forming and programming the same |
US6985378B2 (en) * | 1998-12-04 | 2006-01-10 | Axon Technologies Corporation | Programmable microelectronic device, structure, and system and method of forming the same |
US6144580A (en) * | 1998-12-11 | 2000-11-07 | Cypress Semiconductor Corp. | Non-volatile inverter latch |
US6100560A (en) * | 1999-03-26 | 2000-08-08 | Cypress Semiconductor Corp. | Nonvolatile cell |
US20030107105A1 (en) * | 1999-08-31 | 2003-06-12 | Kozicki Michael N. | Programmable chip-to-substrate interconnect structure and device and method of forming same |
US7560722B2 (en) * | 2000-02-11 | 2009-07-14 | Axon Technologies Corporation | Optimized solid electrolyte for programmable metallization cell devices and structures |
US20090283740A1 (en) * | 2000-02-11 | 2009-11-19 | Axon Technologies Corporation | Optimized solid electrolyte for programmable metallization cell devices and structures |
US20040124407A1 (en) * | 2000-02-11 | 2004-07-01 | Kozicki Michael N. | Scalable programmable structure, an array including the structure, and methods of forming the same |
US6865117B2 (en) * | 2000-02-11 | 2005-03-08 | Axon Technologies Corporation | Programming circuit for a programmable microelectronic device, system including the circuit, and method of forming the same |
US7385219B2 (en) * | 2000-02-11 | 2008-06-10 | A{umlaut over (x)}on Technologies Corporation | Optimized solid electrolyte for programmable metallization cell devices and structures |
US7728322B2 (en) * | 2000-02-11 | 2010-06-01 | Axon Technologies Corporation | Programmable metallization cell structures including an oxide electrolyte, devices including the structure and method of forming same |
US7372065B2 (en) * | 2000-02-11 | 2008-05-13 | Axon Technologies Corporation | Programmable metallization cell structures including an oxide electrolyte, devices including the structure and method of forming same |
US7675766B2 (en) * | 2000-02-11 | 2010-03-09 | Axon Technologies Corporation | Microelectric programmable device and methods of forming and programming the same |
US20100135071A1 (en) * | 2000-07-27 | 2010-06-03 | Axon Technologies Corporation | Microelectronic programmable device and methods of forming and programming the same |
US6324102B1 (en) * | 2000-12-14 | 2001-11-27 | Actel Corporation | Radiation tolerant flash FPGA |
US6356478B1 (en) * | 2000-12-21 | 2002-03-12 | Actel Corporation | Flash based control for field programmable gate array |
US6709887B2 (en) * | 2001-03-01 | 2004-03-23 | Micron Technology, Inc. | Method of forming a chalcogenide comprising device |
US6348365B1 (en) * | 2001-03-02 | 2002-02-19 | Micron Technology, Inc. | PCRAM cell manufacturing |
US6955940B2 (en) * | 2001-08-29 | 2005-10-18 | Micron Technology, Inc. | Method of forming chalcogenide comprising devices |
US7006376B2 (en) * | 2001-10-26 | 2006-02-28 | Axon Technologies Corporation | Tunable cantilever apparatus and method for making same |
US20050225413A1 (en) * | 2001-10-26 | 2005-10-13 | Kozicki Michael N | Microelectromechanical structures, devices including the structures, and methods of forming and tuning same |
US7763158B2 (en) * | 2001-10-26 | 2010-07-27 | Axon Technologies Corporation | Method for making a tunable cantilever device |
US20090198812A1 (en) * | 2002-01-30 | 2009-08-06 | Panduit Corp. | Systems and methods for managing a network |
US7519000B2 (en) * | 2002-01-30 | 2009-04-14 | Panduit Corp. | Systems and methods for managing a network |
US6864500B2 (en) * | 2002-04-10 | 2005-03-08 | Micron Technology, Inc. | Programmable conductor memory cell structure |
US6650143B1 (en) * | 2002-07-08 | 2003-11-18 | Kilopass Technologies, Inc. | Field programmable gate array based upon transistor gate oxide breakdown |
US6970383B1 (en) * | 2003-06-10 | 2005-11-29 | Actel Corporation | Methods of redundancy in a floating trap memory element based field programmable gate array |
US7120079B2 (en) * | 2003-07-17 | 2006-10-10 | Actel Corporation | Flash/dynamic random access memory field programmable gate array |
US7187610B1 (en) * | 2003-07-17 | 2007-03-06 | Actel Corporation | Flash/dynamic random access memory field programmable gate array |
US6891769B2 (en) * | 2003-07-17 | 2005-05-10 | Actel Corporation | Flash/dynamic random access memory field programmable gate array |
US20080279028A1 (en) * | 2003-07-17 | 2008-11-13 | Actel Corporation | Flash/dynamic random access memory field programmable gate array |
US7499360B2 (en) * | 2003-07-17 | 2009-03-03 | Actel Corporation | Flash/dynamic random access memory field programmable gate array |
US20080113560A1 (en) * | 2003-08-06 | 2008-05-15 | Panduit Corp. | Network Managed Device Installation and Provisioning Technique |
US20050141431A1 (en) * | 2003-08-06 | 2005-06-30 | Caveney Jack E. | Network managed device installation and provisioning technique |
US7430137B2 (en) * | 2004-09-09 | 2008-09-30 | Actel Corporation | Non-volatile memory cells in a field programmable gate array |
US20060086989A1 (en) * | 2004-10-25 | 2006-04-27 | Taiwan Semiconductor Manufacturing Co. | Semiconductor devices with reduced impact from alien particles |
US20060238185A1 (en) * | 2005-04-08 | 2006-10-26 | Kozicki Michael N | Probe storage device, system including the device, and methods of forming and using same |
US7402847B2 (en) * | 2005-04-13 | 2008-07-22 | Axon Technologies Corporation | Programmable logic circuit and method of using same |
US20060291364A1 (en) * | 2005-04-25 | 2006-12-28 | Kozicki Michael N | Solid electrolyte probe storage device, system including the device, and methods of forming and using same |
US7368789B1 (en) * | 2005-06-13 | 2008-05-06 | Actel Corporation | Non-volatile programmable memory cell and array for programmable logic array |
US7245535B2 (en) * | 2005-09-21 | 2007-07-17 | Actel Corporation | Non-volatile programmable memory cell for programmable logic array |
US7301821B1 (en) * | 2005-10-13 | 2007-11-27 | Actel Corporation | Volatile data storage in a non-volatile memory cell array |
US20070165446A1 (en) * | 2005-11-03 | 2007-07-19 | Cswitch Corp., A California Corporation | SEU hardened latches and memory cells using progrmmable resistance devices |
US7511532B2 (en) * | 2005-11-03 | 2009-03-31 | Cswitch Corp. | Reconfigurable logic structures |
US20070165532A1 (en) * | 2006-01-17 | 2007-07-19 | Cisco Technology, Inc. | Techniques for detecting loop-free paths that cross routing information boundaries |
US20080101117A1 (en) * | 2006-11-01 | 2008-05-01 | Gumbo Logic, Inc. | Trap-charge non-volatile switch connector for programmable logic |
US20080211540A1 (en) * | 2007-02-28 | 2008-09-04 | Shinobu Fujita | Programmable anti-fuse based on, e.g., zncds memory devices for fpga and other applications |
US7692972B1 (en) * | 2008-07-22 | 2010-04-06 | Actel Corporation | Split gate memory cell for programmable circuit device |
US20100092656A1 (en) * | 2008-10-10 | 2010-04-15 | Axon Technologies Corporation | Printable ionic structure and method of formation |
US20100149873A1 (en) * | 2008-12-12 | 2010-06-17 | Actel Corporation | Push-pull fpga cell |
US7839681B2 (en) * | 2008-12-12 | 2010-11-23 | Actel Corporation | Push-pull FPGA cell |
US20100157688A1 (en) * | 2008-12-23 | 2010-06-24 | Actel Corporation | Push-pull memory cell configured for simultaneous programming of n-channel and p-channel non-volatile transistors |
US20100208520A1 (en) * | 2009-02-13 | 2010-08-19 | Actel Corporation | Array and control method for flash based fpga cell |
US20110001115A1 (en) * | 2009-07-02 | 2011-01-06 | Actel Corporation | Resistive ram devices for programmable logic devices |
US20110002167A1 (en) * | 2009-07-02 | 2011-01-06 | Actel Corporation | Push-pull programmable logic device cell |
US20110001116A1 (en) * | 2009-07-02 | 2011-01-06 | Actel Corporation | Back to back resistive random access memory cells |
US20110001108A1 (en) * | 2009-07-02 | 2011-01-06 | Actel Corporation | Front to back resistive random access memory cells |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100157688A1 (en) * | 2008-12-23 | 2010-06-24 | Actel Corporation | Push-pull memory cell configured for simultaneous programming of n-channel and p-channel non-volatile transistors |
US7929345B2 (en) | 2008-12-23 | 2011-04-19 | Actel Corporation | Push-pull memory cell configured for simultaneous programming of n-channel and p-channel non-volatile transistors |
US8120955B2 (en) | 2009-02-13 | 2012-02-21 | Actel Corporation | Array and control method for flash based FPGA cell |
US20100208520A1 (en) * | 2009-02-13 | 2010-08-19 | Actel Corporation | Array and control method for flash based fpga cell |
US8981328B2 (en) | 2009-07-02 | 2015-03-17 | Microsemi SoC Corporation | Back to back resistive random access memory cells |
US9991894B2 (en) | 2009-07-02 | 2018-06-05 | Microsemi Soc Corp. | Resistive random access memory cells |
US8320178B2 (en) | 2009-07-02 | 2012-11-27 | Actel Corporation | Push-pull programmable logic device cell |
US8415650B2 (en) | 2009-07-02 | 2013-04-09 | Actel Corporation | Front to back resistive random access memory cells |
US8723151B2 (en) | 2009-07-02 | 2014-05-13 | Microsemi SoC Corporation | Front to back resistive random access memory cells |
US10855286B2 (en) | 2009-07-02 | 2020-12-01 | Microsemi Soc Corp. | Front to back resistive random-access memory cells |
US20110001116A1 (en) * | 2009-07-02 | 2011-01-06 | Actel Corporation | Back to back resistive random access memory cells |
US8269204B2 (en) | 2009-07-02 | 2012-09-18 | Actel Corporation | Back to back resistive random access memory cells |
US10256822B2 (en) | 2009-07-02 | 2019-04-09 | Microsemi Soc Corp. | Front to back resistive random access memory cells |
US20140332048A1 (en) * | 2013-05-08 | 2014-11-13 | Vern Green Power Solutions, Llc | Thermoelectric device |
US10128852B2 (en) | 2015-12-17 | 2018-11-13 | Microsemi SoC Corporation | Low leakage ReRAM FPGA configuration cell |
US10270451B2 (en) | 2015-12-17 | 2019-04-23 | Microsemi SoC Corporation | Low leakage ReRAM FPGA configuration cell |
US10147485B2 (en) | 2016-09-29 | 2018-12-04 | Microsemi Soc Corp. | Circuits and methods for preventing over-programming of ReRAM-based memory cells |
US10546633B2 (en) | 2016-12-09 | 2020-01-28 | Microsemi Soc Corp. | Resistive random access memory cell |
US10522224B2 (en) | 2017-08-11 | 2019-12-31 | Microsemi Soc Corp. | Circuitry and methods for programming resistive random access memory devices |
US10650890B2 (en) | 2017-08-11 | 2020-05-12 | Microsemi Soc Corp. | Circuitry and methods for programming resistive random access memory devices |
Also Published As
Publication number | Publication date |
---|---|
US7839681B2 (en) | 2010-11-23 |
US20100149873A1 (en) | 2010-06-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7839681B2 (en) | Push-pull FPGA cell | |
US6717861B2 (en) | Non-volatile semiconductor memory device capable of preventing program disturb due to noise voltage induced at a string select line and program method thereof | |
EP0525678B1 (en) | Nonvolatile semiconductor memory device having row decoder | |
KR100272037B1 (en) | Non volatile simiconductor memory | |
US8958245B2 (en) | Logic-based multiple time programming memory cell compatible with generic CMOS processes | |
US7616487B2 (en) | Decoders and decoding methods for nonvolatile semiconductor memory devices | |
JP5235422B2 (en) | Nonvolatile semiconductor memory device | |
US7492206B2 (en) | Level shifter with reduced leakage current and block driver for nonvolatile semiconductor memory device | |
KR100699852B1 (en) | Word line decoder of non-volatile memory device using HPMOS | |
KR100395771B1 (en) | Nonvolatile semiconductor memory device and programming method thereof | |
US7274603B2 (en) | Level shifter circuit and semiconductor memory device using same | |
JP4703162B2 (en) | Nonvolatile semiconductor memory device and writing method thereof | |
US7724582B2 (en) | Decoders and decoding methods for nonvolatile memory devices using level shifting | |
US8483004B2 (en) | Semiconductor device with transistor storing data by change in level of threshold voltage | |
US7266023B2 (en) | Nonvolatile semiconductor memory device which reads by decreasing effective threshold voltage of selector gate transistor | |
US5504707A (en) | Semiconductor device | |
US7382653B2 (en) | Electrically rewritable non-volatile semiconductor memory device | |
US5973967A (en) | Page buffer having negative voltage level shifter | |
US7542349B2 (en) | Semiconductor memory device | |
JP3615041B2 (en) | Nonvolatile semiconductor memory device | |
KR20010013737A (en) | Control circuit for a non-volatile semi-conductor memory system | |
US8159877B2 (en) | Method of directly reading output voltage to determine data stored in a non-volatile memory cell | |
US7372308B2 (en) | High-voltage generation circuits and nonvolatile semiconductor memory device with improved high-voltage efficiency and methods of operating | |
JPH07230695A (en) | Non-volatile semiconductor memory | |
JP2008021844A (en) | Semiconductor integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: CONFORMIS, INC., MASSACHUSETTS Free format text: RELEASE BY SECURED PARTY;ASSIGNORS:VENTURE LENDING & LEASING V, INC.;VENTURE LENDING & LEASING VI, INC.;REEL/FRAME:050352/0372 Effective date: 20190909 |