US20100264973A1 - Economy precision pulse generator - Google Patents
Economy precision pulse generator Download PDFInfo
- Publication number
- US20100264973A1 US20100264973A1 US12/425,176 US42517609A US2010264973A1 US 20100264973 A1 US20100264973 A1 US 20100264973A1 US 42517609 A US42517609 A US 42517609A US 2010264973 A1 US2010264973 A1 US 2010264973A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- keeper
- jam
- latch
- partial
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 35
- 239000002184 metal Substances 0.000 claims abstract description 18
- 239000010410 layer Substances 0.000 description 17
- 230000007704 transition Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 230000000630 rising effect Effects 0.000 description 4
- HHXNVASVVVNNDG-UHFFFAOYSA-N 1,2,3,4,5-pentachloro-6-(2,3,6-trichlorophenyl)benzene Chemical compound ClC1=CC=C(Cl)C(C=2C(=C(Cl)C(Cl)=C(Cl)C=2Cl)Cl)=C1Cl HHXNVASVVVNNDG-UHFFFAOYSA-N 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 239000002346 layers by function Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/355—Monostable circuits
Definitions
- Pulse flops are among the most delay and power efficient state elements due to their economical use of clock devices and clock power.
- pulse quality is critical to pulse flop effectiveness.
- a pulse flop is transparent and vulnerable to race-through failure during the pulse window.
- Pulse width variation expands the minimum time flop data must be held and the number of delay padding circuits that must be added to short logic paths. Minimum hold time elements can number in the hundreds of thousands for modern semiconductor designs.
- an economy precision pulse generating circuit includes a pre-charge circuit, a gate-to-the-partial-jam-latch-keeper circuit, a partial-jam-latch-keeper circuit, and a pull-down-against-the-up-keeper circuit.
- a source clock signal is provided to a first input of a logical AND circuit, the pre-charge circuit, and the gate-to-the-partial-jam-latch-keeper circuit.
- a common storage node is connected to a second input of the logical AND circuit.
- the logical AND circuit outputs an output pulse. The output pulse is fed back to the pull-down-against-the-up-keeper circuit.
- a semiconductor device includes a semiconductor layer, a plurality of metal layers, a clock distribution network that distributes a clock signal within the die, and an economy precision pulse generating circuit.
- the economy precision pulse generating circuit includes a pre-charge circuit, a gate-to-the-partial-jam-latch-keeper circuit, a partial-jam-latch-keeper circuit, and a pull-down-against-the-up-keeper circuit.
- a source clock signal is derived from the clock signal. The source clock signal is provided to a first input of a logical AND circuit, the pre-charge circuit, and the gate-to-the-partial-jam-latch-keeper circuit.
- a common storage node is connected to a second input of the logical AND circuit. The logical AND circuit outputs an output pulse. The output pulse is fed back to the pull-down-against-the-up-keeper circuit.
- a system includes an input device, an output device, a mechanical chassis, a printed circuit board, and a semiconductor device.
- the semiconductor device includes a mechanical package, and a semiconductor die.
- the semiconductor die includes a semiconductor layer, a plurality of metal layers, a clock distribution network that distributes a clock signal within the die, and an economy precision pulse generating circuit.
- the economy precision pulse generating circuit includes a pre-charge circuit, a gate-to-the-partial-jam-latch-keeper circuit, a partial-jam-latch-keeper circuit, and a pull-down-against-the-up-keeper circuit.
- a source clock signal is derived from the clock signal.
- the source clock signal is provided to a first input of a logical AND circuit, the pre-charge circuit, and the gate-to-the-partial-jam-latch-keeper circuit.
- a common storage node is connected to a second input of the logical AND circuit.
- the logical AND circuit outputs an output pulse. The output pulse is fed back to the pull-down-against-the-up-keeper circuit.
- FIG. 1 shows a system in accordance with one or more embodiments of the present invention.
- FIG. 2 shows a printed circuit board that includes one or more semiconductor device(s) that each includes one or more semiconductor die in accordance with one or more embodiments of the present invention.
- FIG. 3 shows a conventional pulse generating circuit that generates a pulse having a 3 Fan Out-4 (“FO4”) pulse width.
- FO4 Fan Out-4
- FIG. 4 shows a conventional pulse generating circuit that generates a pulse having a 5-FO4 pulse width.
- FIG. 5 shows a timing diagram corresponding to the conventional pulse generating circuits.
- FIG. 6 shows an economy precision pulse generating circuit that generates a pulse in accordance with one or more embodiments of the present invention.
- FIG. 7 shows a timing diagram corresponding to the economy precision pulse generating circuit in accordance with one or more embodiments of the present invention.
- FIG. 1 shows a system 100 in accordance with one or more embodiments of the present invention.
- the system 100 includes an input device 110 , an output device 120 , and a mechanical chassis 130 .
- the mechanical chassis 130 includes a printed circuit board (“PCB”), a network device, and a storage device (not shown).
- PCB printed circuit board
- FIG. 2 shows a PCB 200 that includes one or more semiconductor device(s) 210 that each includes one or more semiconductor die 220 in accordance with one or more embodiments of the present invention.
- Each semiconductor device 210 includes one or more semiconductor die 220 encapsulated in a mechanical package 230 .
- the mechanical package 230 serves as an electrical and mechanical interface between the die 220 and the PCB 200 .
- the PCB 200 provides one or more external clock signals to the semiconductor device 210 .
- the mechanical package 230 provides the external clock signal(s) to the die 220 .
- the die 220 is comprised of a plurality of metal layers and a semiconductor layer.
- the die 220 generates one or more internal clock signals that are a function of the provided external clock signal(s).
- the internal clock signals are typically the most heavily loaded, the most widely distributed, and the fastest signals within the die 220 .
- Clock distribution networks are used to provide the clock signals to the proper loads within the die 220 .
- the clock distribution network is organized as a hierarchy of three functional layers that distribute the clock within the semiconductor die: the tree layer, the grid layer, and the local layer.
- the tree layer includes a fractal clock tree that spans a large area of the die.
- the grid layer includes the clock routes to the individual clock users via a clock grid.
- the local layer includes the clock routes to the actual flip-flops and latches.
- FIG. 3 shows a conventional pulse generating circuit 300 that generates a pulse having a 3 Fan Out 4 (“FO4”) pulse width.
- a source clock 305 is connected to a first input of a NAND gate 310 , a pre-charge circuit 315 , and a discharge circuit 320 .
- a second input of the NAND gate 310 is connected to the pre-charge circuit 315 , the discharge circuit 320 , and a storage circuit 325 at a common storage node 350 .
- An output of the NAND gate 310 is provided to an inverter 330 .
- the output of the inverter 330 is a pulse 335 .
- the pulse 335 is fed back to the discharge circuit 320 and is provided to a plurality of local gain buffer pairs 340 .
- the output of each local gain buffer pair 340 is a buffered pulse 345 that is provided to one or more circuits.
- FIG. 4 shows a conventional pulse generating circuit 400 that generates a pulse having a 5-FO4 pulse width.
- a source clock 305 is connected to a first input of a NAND gate 310 , a pre-charge circuit 315 , and a discharge circuit 320 .
- a second input of the NAND gate 310 is connected to the pre-charge circuit 315 , the discharge circuit 320 , and a storage circuit 325 at the common storage node 350 .
- An output of the NAND gate 310 is provided to an inverter 330 .
- the output of the inverter 330 is a pulse 335 .
- the pulse 335 is provided to a plurality of local gain buffer pairs 340 .
- each local gain buffer pair 340 is a buffered pulse 345 that is fed back to the discharge circuit 320 and provided to one or more circuits. Because the conventional pulse generating circuit 400 feeds back the buffered pulse 345 instead of the pulse 335 , the conventional pulse generating circuit 400 produces a pulse having a 5-FO4 pulse width.
- FIG. 5 shows a timing diagram corresponding to the conventional pulse generating circuits.
- the source clock signal 505 corresponds to the signal provided to the first input of the NAND gate 310 .
- the source clock signal 505 is a sinusoidal clock signal with a given frequency and duty cycle distributed at the local layer of the clock distribution network.
- the storage node signal 510 corresponds to the signal provided to the second input of the NAND gate 310 .
- the storage node signal 510 When the source clock signal 505 is in the low state, the storage node signal 510 is pre-charged to the high state through a p-channel field effect transistor (“FET”) of the pre-charge circuit 315 .
- FET field effect transistor
- the storage node 350 maintains the high state on storage node signal 510 until discharged.
- the rising edge of source clock signal 505 propagates through the NAND gate 310 and the inverter gate 330 .
- the rising edge of buffered pulse signal 515 tracks that of the source clock signal 505 by 4-FO4 delay incurred in the circuit path.
- the storage node signal 510 is discharged by the n-channel FETs 350 and 355 of the discharge circuit 320 . As such, the storage node signal 510 transitions to the low state.
- the falling edge of buffered pulse signal 515 falls in advance of the source clock signal 505 such that buffered pulse signal 515 has a pulse width of 3-FO4 or 5-FO4 depending on whether the feedback is taken from pulse 335 or buffered pulse 345 .
- the falling edge of the source clock signal 505 resets the conventional pulse generating circuits.
- the pre-charge circuit 315 , discharge circuit 320 , and the storage circuit 325 function as a jam latch keeper. Together, they provide the up keeping function 520 and the down keeping function 525 on the storage node 350 , producing the corresponding storage node signal 510 . Specifically, the pre-charge circuit 315 pulls up against the down keeping function 525 and the discharge circuit 320 pulls down against the up keeping function 520 . As such, a current fight against the up keeper or the down keeper is required to make storage node signal 510 change state.
- the discharge circuit 320 that pulls down against the up keeping function 520 is a footed domino configuration, in which n-channel FET 350 serves as the evaluate device and n-channel FET 355 serves as the data input device.
- the n-channel FETs 350 and 355 are typically implemented as devices with standard device widths, e.g., 0.4 micron.
- the structure of the n-channel FETs 350 and 355 effectively halves the current carrying capacity of the structure. Because of the current carrying capacity of the devices, overcoming the up keeping function 520 is difficult.
- FIG. 6 shows an economy precision pulse generating circuit 600 that generates a pulse in accordance with one or more embodiments of the present invention.
- a source clock 605 is connected to a first input of a NAND gate 610 , a pre-charge circuit 615 , and a gate-to-the-partial-jam-latch-keeper circuit 620 .
- a second input of the NAND gate 610 is connected to a partial-jam-latch-keeper circuit 625 at a common storage node 650 .
- the partial-jam-latch-keeper circuit 625 connects to the pre-charge circuit 615 , the gate-to-the-partial-jam-latch-keeper circuit 620 , and a pull-down-against-the-up-keeper circuit 627 .
- An output of the NAND gate 610 is provided to an inverter 630 .
- the NAND gate 610 and inverter 630 provide the function of logically AND'ing the inputs presented to NAND gate 610 .
- the output of the inverter 630 is a pulse 635 .
- the pulse 635 is provided to a plurality of local gain buffer pairs 640 .
- the output of each local gain buffer pair 640 is a buffered pulse 645 that is provided to one or more circuits.
- One of either pulse 635 or buffered pulse 645 is fed back to the pull-down-against the-up-keeper circuit 627 .
- a metal layer switch 655 allows for the selection of either pulse 635 or buffered pulse 645 as the feedback. If pulse 635 is fed back, the economy precision pulse generating circuit 600 produces a pulse having a 3-FO4 pulse width. If buffered pulse 645 is fed back, the economy precision pulse generating circuit 600 produces a pulse having a 5-FO4 pulse width.
- the feed back path could be varied such that the economy precision pulse generating circuit produces a pulse with a different pulse width in accordance with one or more embodiments of the present invention.
- Metal layer switches 660 and 665 allow for the insertion of an additional inverter 670 as part of the partial-jam-latch-keeper circuit 625 .
- metal layer circuit modifications could be implemented in accordance with one or more embodiments of the present invention.
- FIG. 7 shows a timing diagram corresponding to the economy precision pulse generating circuit in accordance with one or more embodiments of the present invention.
- the source clock signal 705 corresponds to the signal provided to the first input of the NAND gate 610 .
- the source clock signal 705 is a sinusoidal clock signal with a given frequency and duty cycle distributed at the local layer of the clock distribution network.
- the storage node signal 710 corresponds to the signal provided to the second input of the NAND gate 610 .
- the storage node signal 710 When the source clock signal 705 is in the low, state, the storage node signal 710 is pre-charged to the high state through a p-channel FET of the pre-charge circuit 615 .
- the storage node 650 maintains the high state on storage node signal 710 until discharged.
- the rising edge of source clock signal 705 propagates through the NAND gate 610 and the inverter gate 630 .
- the rising edge of buffered pulse signal 715 tracks that of the source clock signal 705 by 4-FO4 delay incurred in the circuit path.
- the storage node signal 710 When pulse 635 or buffered pulse 645 , depending on which is fed back, transition to the high state, the storage node signal 710 is discharged by the pull-down-against-the-up-keeper circuit 627 . As such, the storage node signal 710 transitions to the low state.
- the falling edge of buffered pulse signal 715 falls in advance of the source clock signal 705 such that buffered pulse signal 715 has a pulse width of 3-FO4 or 5-FO4 depending on whether the feedback is taken from pulse 635 or buffered pulse 645 .
- the falling edge of the source clock signal 705 resets the economy precision pulse generating circuit.
- the partial-jam-latch-keeper circuit 625 functions as a jam latch up keeper and a gated down keeper.
- the partial-jam-latch-keeper circuit 625 provides the up keeping function 720 and down keeping function 725 on the storage node 650 , producing the corresponding storage node signal 710 .
- the pre-charge circuit 615 pulls up against the down keeping function 725
- the pull-down-against-the-up-keeper circuit 627 pulls down against the up keeping function 720
- the gate-to-the-partial-jam-latch-keeper circuit 620 serves as a clocked gate to the partial-jam-latch-keeper circuit 625 .
- the pull-down-against-the-up-keeper circuit 627 is a footless domino configuration in which a single n-channel FET serves as the data input tied to the clock.
- Advantages of one or more embodiments of the present invention may include one or more of the following.
- the economy precision pulse generating circuit allows for the use of devices with smaller device widths because of the circuit structure.
- the economy precision pulse generating circuit requires approximately four times less power than that of the conventional pulse generating circuit because of the smaller device widths.
- the widespread use of the economy precision pulse generating circuit throughout the semiconductor die extends the power savings in a multiplicative manner.
- the partial-jam-latch-keeper circuit functions a jam latch up keeper and a gated down keeper.
- the pull-down-against-the-up-keeper circuit is a footless domino configuration using a single n-channel FET. As such, the ability to overcome the up keeper is improved.
Landscapes
- Logic Circuits (AREA)
Abstract
Description
- Pulse flops are among the most delay and power efficient state elements due to their economical use of clock devices and clock power. However, pulse quality is critical to pulse flop effectiveness. A pulse flop is transparent and vulnerable to race-through failure during the pulse window. Pulse width variation expands the minimum time flop data must be held and the number of delay padding circuits that must be added to short logic paths. Minimum hold time elements can number in the hundreds of thousands for modern semiconductor designs.
- Conventional pulse generators use a delay chain. The delay chain switches with the clock twice per clock cycle and is a large consumer of active power. The consumption is worse still when the delay chain is part of the individual flop. As such, delay chain power detracts from the efficiency of pulse flops.
- According to one or more embodiments of the present invention, an economy precision pulse generating circuit includes a pre-charge circuit, a gate-to-the-partial-jam-latch-keeper circuit, a partial-jam-latch-keeper circuit, and a pull-down-against-the-up-keeper circuit. A source clock signal is provided to a first input of a logical AND circuit, the pre-charge circuit, and the gate-to-the-partial-jam-latch-keeper circuit. A common storage node is connected to a second input of the logical AND circuit. The logical AND circuit outputs an output pulse. The output pulse is fed back to the pull-down-against-the-up-keeper circuit.
- According to one or more embodiments of the present invention, a semiconductor device includes a semiconductor layer, a plurality of metal layers, a clock distribution network that distributes a clock signal within the die, and an economy precision pulse generating circuit. The economy precision pulse generating circuit includes a pre-charge circuit, a gate-to-the-partial-jam-latch-keeper circuit, a partial-jam-latch-keeper circuit, and a pull-down-against-the-up-keeper circuit. A source clock signal is derived from the clock signal. The source clock signal is provided to a first input of a logical AND circuit, the pre-charge circuit, and the gate-to-the-partial-jam-latch-keeper circuit. A common storage node is connected to a second input of the logical AND circuit. The logical AND circuit outputs an output pulse. The output pulse is fed back to the pull-down-against-the-up-keeper circuit.
- According to one or more embodiments of the present invention, a system includes an input device, an output device, a mechanical chassis, a printed circuit board, and a semiconductor device. The semiconductor device includes a mechanical package, and a semiconductor die. The semiconductor die includes a semiconductor layer, a plurality of metal layers, a clock distribution network that distributes a clock signal within the die, and an economy precision pulse generating circuit. The economy precision pulse generating circuit includes a pre-charge circuit, a gate-to-the-partial-jam-latch-keeper circuit, a partial-jam-latch-keeper circuit, and a pull-down-against-the-up-keeper circuit. A source clock signal is derived from the clock signal. The source clock signal is provided to a first input of a logical AND circuit, the pre-charge circuit, and the gate-to-the-partial-jam-latch-keeper circuit. A common storage node is connected to a second input of the logical AND circuit. The logical AND circuit outputs an output pulse. The output pulse is fed back to the pull-down-against-the-up-keeper circuit.
- Other aspects and advantages of the invention will be apparent from the following description and the appended claims.
-
FIG. 1 shows a system in accordance with one or more embodiments of the present invention. -
FIG. 2 shows a printed circuit board that includes one or more semiconductor device(s) that each includes one or more semiconductor die in accordance with one or more embodiments of the present invention. -
FIG. 3 shows a conventional pulse generating circuit that generates a pulse having a 3 Fan Out-4 (“FO4”) pulse width. -
FIG. 4 shows a conventional pulse generating circuit that generates a pulse having a 5-FO4 pulse width. -
FIG. 5 shows a timing diagram corresponding to the conventional pulse generating circuits. -
FIG. 6 shows an economy precision pulse generating circuit that generates a pulse in accordance with one or more embodiments of the present invention. -
FIG. 7 shows a timing diagram corresponding to the economy precision pulse generating circuit in accordance with one or more embodiments of the present invention. - Specific embodiments of the invention will now be described in detail with reference to the accompanying figures. Like elements in the various figures are denoted by like reference numerals for consistency. Further, in the following detailed description of embodiments of the present invention, numerous specific details are set forth in order to provide a more thorough understanding of the present invention. In other instances, well-known features have not been described in detail to avoid obscuring the description of embodiments of the present invention.
-
FIG. 1 shows asystem 100 in accordance with one or more embodiments of the present invention. Thesystem 100 includes aninput device 110, anoutput device 120, and amechanical chassis 130. Themechanical chassis 130 includes a printed circuit board (“PCB”), a network device, and a storage device (not shown). -
FIG. 2 shows aPCB 200 that includes one or more semiconductor device(s) 210 that each includes one or more semiconductor die 220 in accordance with one or more embodiments of the present invention. Eachsemiconductor device 210 includes one or more semiconductor die 220 encapsulated in amechanical package 230. Themechanical package 230 serves as an electrical and mechanical interface between the die 220 and the PCB 200. - The PCB 200 provides one or more external clock signals to the
semiconductor device 210. Themechanical package 230 provides the external clock signal(s) to the die 220. The die 220 is comprised of a plurality of metal layers and a semiconductor layer. The die 220 generates one or more internal clock signals that are a function of the provided external clock signal(s). The internal clock signals are typically the most heavily loaded, the most widely distributed, and the fastest signals within thedie 220. Clock distribution networks are used to provide the clock signals to the proper loads within the die 220. - The clock distribution network is organized as a hierarchy of three functional layers that distribute the clock within the semiconductor die: the tree layer, the grid layer, and the local layer. The tree layer includes a fractal clock tree that spans a large area of the die. The grid layer includes the clock routes to the individual clock users via a clock grid. The local layer includes the clock routes to the actual flip-flops and latches.
-
FIG. 3 shows a conventionalpulse generating circuit 300 that generates a pulse having a 3 Fan Out 4 (“FO4”) pulse width. Asource clock 305 is connected to a first input of aNAND gate 310, apre-charge circuit 315, and adischarge circuit 320. A second input of theNAND gate 310 is connected to thepre-charge circuit 315, thedischarge circuit 320, and astorage circuit 325 at acommon storage node 350. An output of theNAND gate 310 is provided to aninverter 330. The output of theinverter 330 is apulse 335. Thepulse 335 is fed back to thedischarge circuit 320 and is provided to a plurality of local gain buffer pairs 340. The output of each localgain buffer pair 340 is abuffered pulse 345 that is provided to one or more circuits. -
FIG. 4 shows a conventionalpulse generating circuit 400 that generates a pulse having a 5-FO4 pulse width. Asource clock 305 is connected to a first input of aNAND gate 310, apre-charge circuit 315, and adischarge circuit 320. A second input of theNAND gate 310 is connected to thepre-charge circuit 315, thedischarge circuit 320, and astorage circuit 325 at thecommon storage node 350. An output of theNAND gate 310 is provided to aninverter 330. The output of theinverter 330 is apulse 335. Thepulse 335 is provided to a plurality of local gain buffer pairs 340. The output of each localgain buffer pair 340 is abuffered pulse 345 that is fed back to thedischarge circuit 320 and provided to one or more circuits. Because the conventionalpulse generating circuit 400 feeds back the bufferedpulse 345 instead of thepulse 335, the conventionalpulse generating circuit 400 produces a pulse having a 5-FO4 pulse width. -
FIG. 5 shows a timing diagram corresponding to the conventional pulse generating circuits. Thesource clock signal 505 corresponds to the signal provided to the first input of theNAND gate 310. Thesource clock signal 505 is a sinusoidal clock signal with a given frequency and duty cycle distributed at the local layer of the clock distribution network. Thestorage node signal 510 corresponds to the signal provided to the second input of theNAND gate 310. - When the
source clock signal 505 is in the low state, thestorage node signal 510 is pre-charged to the high state through a p-channel field effect transistor (“FET”) of thepre-charge circuit 315. When the source clock signal 505 transitions to the high state, thestorage node 350 maintains the high state onstorage node signal 510 until discharged. As such, the rising edge ofsource clock signal 505 propagates through theNAND gate 310 and theinverter gate 330. The rising edge of buffered pulse signal 515 tracks that of thesource clock signal 505 by 4-FO4 delay incurred in the circuit path. When the fed backpulse 335 ofFIG. 3 or the fed back bufferedpulse 345 ofFIG. 4 transitions to the high state, thestorage node signal 510 is discharged by the n-channel FETs discharge circuit 320. As such, thestorage node signal 510 transitions to the low state. The falling edge of bufferedpulse signal 515 falls in advance of thesource clock signal 505 such that bufferedpulse signal 515 has a pulse width of 3-FO4 or 5-FO4 depending on whether the feedback is taken frompulse 335 or bufferedpulse 345. The falling edge of thesource clock signal 505 resets the conventional pulse generating circuits. - The
pre-charge circuit 315,discharge circuit 320, and thestorage circuit 325 function as a jam latch keeper. Together, they provide the up keepingfunction 520 and thedown keeping function 525 on thestorage node 350, producing the correspondingstorage node signal 510. Specifically, thepre-charge circuit 315 pulls up against thedown keeping function 525 and thedischarge circuit 320 pulls down against the up keepingfunction 520. As such, a current fight against the up keeper or the down keeper is required to makestorage node signal 510 change state. - The
discharge circuit 320 that pulls down against the up keepingfunction 520 is a footed domino configuration, in which n-channel FET 350 serves as the evaluate device and n-channel FET 355 serves as the data input device. The n-channel FETs channel FETs function 520 is difficult. -
FIG. 6 shows an economy precisionpulse generating circuit 600 that generates a pulse in accordance with one or more embodiments of the present invention. Asource clock 605 is connected to a first input of aNAND gate 610, apre-charge circuit 615, and a gate-to-the-partial-jam-latch-keeper circuit 620. A second input of theNAND gate 610 is connected to a partial-jam-latch-keeper circuit 625 at acommon storage node 650. The partial-jam-latch-keeper circuit 625 connects to thepre-charge circuit 615, the gate-to-the-partial-jam-latch-keeper circuit 620, and a pull-down-against-the-up-keeper circuit 627. An output of theNAND gate 610 is provided to aninverter 630. TheNAND gate 610 andinverter 630 provide the function of logically AND'ing the inputs presented toNAND gate 610. The output of theinverter 630 is apulse 635. Thepulse 635 is provided to a plurality of local gain buffer pairs 640. The output of each localgain buffer pair 640 is a buffered pulse 645 that is provided to one or more circuits. - One of either
pulse 635 or buffered pulse 645 is fed back to the pull-down-against the-up-keeper circuit 627. Ametal layer switch 655 allows for the selection of eitherpulse 635 or buffered pulse 645 as the feedback. Ifpulse 635 is fed back, the economy precisionpulse generating circuit 600 produces a pulse having a 3-FO4 pulse width. If buffered pulse 645 is fed back, the economy precisionpulse generating circuit 600 produces a pulse having a 5-FO4 pulse width. One or ordinary skill in the art will recognize that the feed back path could be varied such that the economy precision pulse generating circuit produces a pulse with a different pulse width in accordance with one or more embodiments of the present invention. Metal layer switches 660 and 665 allow for the insertion of anadditional inverter 670 as part of the partial-jam-latch-keeper circuit 625. One of ordinary skill in the art will recognize that other metal layer circuit modifications could be implemented in accordance with one or more embodiments of the present invention. -
FIG. 7 shows a timing diagram corresponding to the economy precision pulse generating circuit in accordance with one or more embodiments of the present invention. Thesource clock signal 705 corresponds to the signal provided to the first input of theNAND gate 610. Thesource clock signal 705 is a sinusoidal clock signal with a given frequency and duty cycle distributed at the local layer of the clock distribution network. Thestorage node signal 710 corresponds to the signal provided to the second input of theNAND gate 610. - When the
source clock signal 705 is in the low, state, thestorage node signal 710 is pre-charged to the high state through a p-channel FET of thepre-charge circuit 615. When the source clock signal 705 transitions to the high state, thestorage node 650 maintains the high state onstorage node signal 710 until discharged. As such, the rising edge ofsource clock signal 705 propagates through theNAND gate 610 and theinverter gate 630. The rising edge of buffered pulse signal 715 tracks that of thesource clock signal 705 by 4-FO4 delay incurred in the circuit path. Whenpulse 635 or buffered pulse 645, depending on which is fed back, transition to the high state, thestorage node signal 710 is discharged by the pull-down-against-the-up-keeper circuit 627. As such, thestorage node signal 710 transitions to the low state. The falling edge of bufferedpulse signal 715 falls in advance of thesource clock signal 705 such that bufferedpulse signal 715 has a pulse width of 3-FO4 or 5-FO4 depending on whether the feedback is taken frompulse 635 or buffered pulse 645. The falling edge of thesource clock signal 705 resets the economy precision pulse generating circuit. - The partial-jam-latch-
keeper circuit 625 functions as a jam latch up keeper and a gated down keeper. The partial-jam-latch-keeper circuit 625 provides the up keepingfunction 720 and down keepingfunction 725 on thestorage node 650, producing the correspondingstorage node signal 710. Specifically, thepre-charge circuit 615 pulls up against thedown keeping function 725, the pull-down-against-the-up-keeper circuit 627 pulls down against the up keepingfunction 720, and the gate-to-the-partial-jam-latch-keeper circuit 620 serves as a clocked gate to the partial-jam-latch-keeper circuit 625. The pull-down-against-the-up-keeper circuit 627 is a footless domino configuration in which a single n-channel FET serves as the data input tied to the clock. - Advantages of one or more embodiments of the present invention may include one or more of the following.
- In one or more embodiments of the present invention, the economy precision pulse generating circuit allows for the use of devices with smaller device widths because of the circuit structure.
- In one or more embodiments of the present invention, the economy precision pulse generating circuit requires approximately four times less power than that of the conventional pulse generating circuit because of the smaller device widths. The widespread use of the economy precision pulse generating circuit throughout the semiconductor die extends the power savings in a multiplicative manner.
- In one or more embodiments of the present invention, the partial-jam-latch-keeper circuit functions a jam latch up keeper and a gated down keeper.
- In one or more embodiments of the present invention, the pull-down-against-the-up-keeper circuit is a footless domino configuration using a single n-channel FET. As such, the ability to overcome the up keeper is improved.
- While the invention has been described with respect to a limited number of embodiments, those skilled in the art, having benefit of this disclosure, will appreciate that other embodiments can be devised which do not depart from the scope of the invention as disclosed herein. Accordingly, the scope of the invention should be limited only by the attached claims.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/425,176 US7816966B1 (en) | 2009-04-16 | 2009-04-16 | Economy precision pulse generator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/425,176 US7816966B1 (en) | 2009-04-16 | 2009-04-16 | Economy precision pulse generator |
Publications (2)
Publication Number | Publication Date |
---|---|
US7816966B1 US7816966B1 (en) | 2010-10-19 |
US20100264973A1 true US20100264973A1 (en) | 2010-10-21 |
Family
ID=42941214
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/425,176 Active 2029-05-16 US7816966B1 (en) | 2009-04-16 | 2009-04-16 | Economy precision pulse generator |
Country Status (1)
Country | Link |
---|---|
US (1) | US7816966B1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100301915A1 (en) * | 2009-06-01 | 2010-12-02 | Sun Microsystems, Inc. | Latch with single clocked device |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5557225A (en) * | 1994-12-30 | 1996-09-17 | Intel Corporation | Pulsed flip-flop circuit |
US7236036B2 (en) * | 2005-04-12 | 2007-06-26 | Texas Instruments Incorported | Apparatus and method for generating pulses |
US7265589B2 (en) * | 2005-06-28 | 2007-09-04 | International Business Machines Corporation | Independent gate control logic circuitry |
-
2009
- 2009-04-16 US US12/425,176 patent/US7816966B1/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5557225A (en) * | 1994-12-30 | 1996-09-17 | Intel Corporation | Pulsed flip-flop circuit |
US7236036B2 (en) * | 2005-04-12 | 2007-06-26 | Texas Instruments Incorported | Apparatus and method for generating pulses |
US7265589B2 (en) * | 2005-06-28 | 2007-09-04 | International Business Machines Corporation | Independent gate control logic circuitry |
Also Published As
Publication number | Publication date |
---|---|
US7816966B1 (en) | 2010-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6608513B2 (en) | Flip-flop circuit having dual-edge triggered pulse generator | |
US7772906B2 (en) | Low power flip flop through partially gated slave clock | |
Lin | Low-power pulse-triggered flip-flop design based on a signal feed-through | |
US7616041B2 (en) | Data retention in operational and sleep modes | |
US6577176B1 (en) | Complement reset latch | |
US6087855A (en) | High performance dynamic multiplexers without clocked NFET | |
US9966953B2 (en) | Low clock power data-gated flip-flop | |
US7772889B2 (en) | Programmable sample clock for empirical setup time selection | |
Parameshwara et al. | Low-power hybrid 1-bit full-adder circuit for energy efficient arithmetic applications | |
US20080238514A1 (en) | Level-converted and clock-gated latch and sequential logic circuit having the same | |
JP2012170107A (en) | Circuit and method for storing data in operational and sleep modes | |
CN104769841A (en) | Clock gating circuit for reducing dynamic power | |
US9979381B1 (en) | Semi-data gated flop with low clock power/low internal power with minimal area overhead | |
US20050110522A1 (en) | Multistage dynamic domino circuit with internally generated delay reset clock | |
US9425775B2 (en) | Low swing flip-flop with reduced leakage slave latch | |
US8994406B2 (en) | Digital cell | |
KR20240045225A (en) | Alleviation of duty cycle distortion caused by asymmetric aging | |
US20100301915A1 (en) | Latch with single clocked device | |
US9577615B1 (en) | Circuits for and methods of reducing duty-cycle distortion in an integrated circuit implementing dual-edge clocking | |
US10545556B2 (en) | Fine-grained dynamic power and clock-gating control | |
US7816966B1 (en) | Economy precision pulse generator | |
US10049177B1 (en) | Circuits for and methods of reducing power consumed by routing clock signals in an integrated | |
US6784694B2 (en) | CMOS sequential logic configuration for an edge triggered flip-flop | |
JP5627163B2 (en) | Data holding method and circuit in operation mode and sleep mode | |
US20150205323A1 (en) | Low insertion delay clock doubler and integrated circuit clock distribution system using same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SUN MICROSYSTEMS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MASLEID, ROBERT P.;GREENHILL, DAVID J.;KALLOOR, BIJOY;REEL/FRAME:022563/0078 Effective date: 20090415 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: ORACLE AMERICA, INC., CALIFORNIA Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:ORACLE USA, INC.;SUN MICROSYSTEMS, INC.;ORACLE AMERICA, INC.;REEL/FRAME:037306/0530 Effective date: 20100212 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |