US20100205464A1 - Method and apparatus for on-die temperature sensing and control - Google Patents
Method and apparatus for on-die temperature sensing and control Download PDFInfo
- Publication number
- US20100205464A1 US20100205464A1 US12/651,435 US65143509A US2010205464A1 US 20100205464 A1 US20100205464 A1 US 20100205464A1 US 65143509 A US65143509 A US 65143509A US 2010205464 A1 US2010205464 A1 US 2010205464A1
- Authority
- US
- United States
- Prior art keywords
- temperature
- thermal event
- processor cores
- sensed
- semiconductor die
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims description 18
- 239000004065 semiconductor Substances 0.000 claims abstract description 17
- 230000004044 response Effects 0.000 claims abstract description 11
- 238000005259 measurement Methods 0.000 description 25
- 239000011159 matrix material Substances 0.000 description 7
- 238000001816 cooling Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 230000007704 transition Effects 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 238000009529 body temperature measurement Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 238000001514 detection method Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 101100016034 Nicotiana tabacum APIC gene Proteins 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 230000000153 supplemental effect Effects 0.000 description 2
- 238000004458 analytical method Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000006903 response to temperature Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
- 238000010408 sweeping Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/20—Cooling means
- G06F1/206—Cooling means comprising thermal management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
- G06F11/3024—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system component is a central processing unit [CPU]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3058—Monitoring arrangements for monitoring environmental properties or parameters of the computing system or of the computing system component, e.g. monitoring of power, currents, temperature, humidity, position, vibrations
Definitions
- Embodiments of the present invention relate to devices and methods for temperature measurement of processor cores, and more particularly to on-die circuits and methods for temperature measurement and reporting.
- CPUs Modern central processing units
- processor core frequencies and power densities are rapidly reaching a point in which the CPU performance is limited by the amount of heat that can be extracted from the CPU by cooling technology.
- High performance CPUs sometimes integrate an on-die thermal diode that converts junction temperatures to some electric value.
- External analog-to-digital (“A/D”) devices can be found on several computer platforms, converting the electric value into usable information for temperature control.
- thermal diode Due to routing and accuracy limitations, the thermal diode is placed in locations which are not at a hotspot of the CPU.
- a hotspot is a localized region having a higher temperature than regions of the processor adjoining the hotspot. Temperature differences, as high as 15° C. have been observed between the diode location and the hotspot. The result is inaccurate temperature readings and discrepancy between the reported value and the actual temperature used for device specification and control. Inaccurate temperature reading leads to inclusion of higher design margins, increased cooling costs and limited functionality.
- Another thermal protection mechanism uses a separate sensor to detect a maximum threshold temperature at the hottest hotspot on the die. Once the threshold is reached, a single trigger occurs and thermal protection is initiated. Other than this single trigger, the sensor provides no other feedback for use in thermal or acoustic management.
- this second sensor is external to the device, the external sensor suffers from time delay and accuracy problems resulting from the physical separation of the sensor from the hotspot.
- FIG. 1 is a schematic diagram of a first embodiment of the invention.
- FIG. 2 is a schematic diagram of a second embodiment of the invention.
- FIG. 3 is a schematic diagram of a third embodiment of the invention.
- FIG. 4 is a schematic diagram of a hybrid of the first and third embodiments.
- FIG. 5 is a schematic diagram of a hybrid of the first and second embodiments.
- FIG. 6 illustrates the operation of an embodiment of a thermal event generator.
- FIG. 7 illustrates an alternative measurement circuit which can be interchanged with the measurement circuit of the second and third embodiments
- FIG. 8 illustrates a supplemental circuit for the first embodiment of the invention when plural hotspots are monitored, to detect when the hot spots exceed the threshold temperature.
- FIGS. 9 and 10 illustrate alternative measurement circuits which can be interchanged with the measurement circuits of the second and third embodiments to measure temperature for multiple hotspots.
- FIG. 10 illustrates an alternative measurement circuit which can be interchanged with the measurement circuit of the second and third embodiments to measure temperature for multiple hotspots.
- FIG. 11 illustrates a fourth embodiment of the invention, providing centralized thermal management for plural processor cores.
- FIG. 12 illustrates an example of the Central Management System that appears in FIG. 11 .
- FIG. 13 illustrates a thermal management system including both on-die and off-die thermal management.
- Embodiments of the present invention integrate a sensor at a hotspot of the die for the measurement and reporting of temperature values, and for the generation of notifications.
- Using a single sensor to provide both temperature-responsive triggers and temperature measurement improves the speed, consistency, and accuracy of temperature reporting.
- Processor operation can be optimized, maximizing performance in a thermally constrained environment.
- the temperature responsive triggers may be utilized to direct both on-die and off-die temperature control, including directing the processor to modify operation, activating external fans or cooling systems, modifying the output of an external power supply, and/or putting a portion or an entirety of the processor into a standby state.
- Examples of modifying processor operation include modifying clock speeds of the processor and modifying operating voltages of the processor. Reporting of a measured temperature may be utilized, for among other things, to provide feedback to the processor.
- direct on-die temperature reporting is particularly advantageous, since the ability to report temperatures through the processor to native software improves response time, and provides system designers and manufacturer increased flexibility for adapting processor operation. Flexibility can be further increased by using software-programmable temperature-responsive triggers, which may, for example, be programmed by software and/or firmware instructions executed on the processor (e.g., by third-party software, the operating system, and/or the Basic Input/Output System (“BIOS”)) or be programmed by fuse or other firmware on the die (e.g., programmed by a manufacturer or distributor).
- software-programmable temperature-responsive triggers may, for example, be programmed by software and/or firmware instructions executed on the processor (e.g., by third-party software, the operating system, and/or the Basic Input/Output System (“BIOS”)) or be programmed by fuse or other firmware on the die (e.g., programmed by a manufacturer or distributor).
- At least one hotspot of the processor Prior to fabrication, at least one hotspot of the processor is identified by either modeling, empirical data, analysis of the package, and/or by other conventional techniques.
- a temperature sensor is fabricated in the hotspot, modifying the layout of the circuit to provide for the sensor, if necessary.
- the sensor may be any temperature sensitive device, such as a p-n junction device (e.g., a diode or transistor) or a temperature sensitive resistor.
- Advantages of P-N junction devices besides being easy to integrate onto the processor, are a very quick response to temperature changes and that P-N junction devices do not need a reference temperature (i.e., in comparison to thermocouples).
- the sensors shown are diodes. However, it should be understood that diodes are only used as an example and that other sensor-types may be also be used.
- FIG. 1 A first embodiment of the invention is illustrated in FIG. 1 .
- a processor 110 and temperature control circuitry are integrated on a semiconductor die 100 .
- a diode 130 is located within hotspot 120 . The voltage drop across the diode 130 changes with the temperature of the hotspot 120 .
- the voltage across diode 130 is provided to a thermal trigger circuit 140 and a measurement circuit 160 .
- the thermal trigger circuit 140 the diode voltage is compared with a critical point voltage 142 by analog comparator 144 .
- the critical point voltage 142 corresponds to a threshold temperature, such as a maximum thermal operating limit for the processor.
- Critical point 142 can be fixed or adjustable.
- a way to provide critical point 142 is by using a digital-to-analog converter to read a register holding a temperature value (not illustrated). The output of the digital-to-analog converter is then provided as input to comparator 144 . By programming the register, the threshold can be adjusted.
- the thermal trigger signal output by comparator 144 , is provided to thermal control circuits 112 and/or 113 .
- the thermal trigger signal may be provided as an output 101 from the die 100 .
- the thermal control circuits 112 / 113 initiate on-die thermal protection, such as a reduction of operating voltage or a reduction of operating frequency. Additionally, the thermal trigger signal may be output from the die to control external thermal control apparatus.
- Measurement circuit 150 also receives the temperature signal from the diode 130 .
- An analog-to-digital converter 160 of measurement circuit 150 converts the diode voltage into an M-bit digital value. This M-bit digital value serves as a raw measured temperature reading.
- the processor 110 may include a software readable register 111 , to receive the measured temperature reading.
- An example of the software readable register 111 is model-specific register (MSR) address space.
- a code converter 195 can be included to include the raw measured temperature reading into a formatted temperature, which is them provided to the software readable register 111 .
- Use of the code converter 195 allows for compensation of any non-linearity in the raw value, and allows the measured temperature value to be scaled (e.g., Celsius, Fahrenheit).
- a simple implementation for code converter 195 is a non-volatile memory look-up table.
- the measured temperature reading from measurement circuit 150 is also provided to a thermal event detection circuit 180 , which directs the processor to modify processor-operation based upon the measured temperature reading.
- the thermal event detection circuit 180 comprises a plurality of programmable trip points ( 683 , 685 , 687 , and 689 ), each of which are compared ( 682 , 684 , 686 , and 688 ) to measured temperature reading.
- the results of the comparisons are provided to the processor 110 by means of interrupts, and can also be used for other on-die and off-die thermal protection control.
- One way to generate interrupts is through a programmable interrupt controller (“PIC”) such as an advanced programmable interrupt controller (“APIC”).
- PIC can be included in the thermal control circuits 112 / 113 , or can be a separate circuit.
- One or more of the results of the comparisons by events circuit 180 may be provided as an output 102 from the die 100 .
- the critical point 140 may be set for a maximum temperature threshold value the processor can tolerate, since the speed of response can impact processor survivability.
- Thermal event detection circuit 180 also may include a circuit 690 directing the processor according to trends of the measured temperature reading over time, and a circuit 692 directing the processor based on an average temperature over time.
- An example of circuit 690 is at least one memory element to register temperature at a previous time or times and a comparison circuit to compare this previous temperature or temperatures to the current temperature.
- FIG. 2 illustrates a second embodiment of the invention.
- Semiconductor die 200 again includes processor 110 , code converter 195 , and events circuit 180 , as in the first embodiment; and one or more of the comparison results by events circuit 180 may be provided as an output 202 from the die 200 .
- the thermal trigger circuit 240 and measurement circuit 250 are different.
- Measurement circuit 250 utilizes digital feedback to determine the temperature of the hotspot.
- Number generator 256 generates a number corresponding to an interim temperature value within a range of temperatures. The interim temperature value is converted into an analog voltage by digital-to-analog converter 252 , and comparator 254 compares the analog value with the diode voltage. If the hotspot temperature is approximately equal to the interim temperature value, the interim temperature value is stored in latching register 258 , and the number generator 256 can either be reset, or number generation can continue, depending upon the particular technique used. Otherwise, another interim temperature is generated.
- the hotspot temperature being fixed at a temperature within the range. If the hotspot temperature lies between two interim temperatures produced by the number generator 256 , the results are not exact. On an up-sweep of the temperature range, the comparator output 254 will undergo a transition when the hotspot temperature equals or exceeds the interim temperature values. Thus, the register 258 will latch a temperature value that is slightly higher than the actual temperature. Additionally, if a down-sweep is performed for the same diode temperature, the result is different than for the up-sweep (off by one). The accuracy is therefore directly dependent upon the interim temperature-granularity provided by number generator, such that the measured temperature is approximate.
- measurement circuit 350 includes a number generator 356 that itself latches the latching register 258 .
- a binary search can be performed utilizing two registers, a subtractor, and some basic logic.
- One register stores a high temperature value
- the other register stores a low temperature value.
- An intermediate value between high and low is determined by subtracting the low temperature value from high temperature value in the subtractor and dividing by 2 (e.g., dropping the lowest order bit subtraction result). This intermediate value is output as the interim temperature value. If the comparator 254 indicates that the hotspot is hotter than the interim temperature value, then low temperature value is set to the intermediate temperature and the process is repeated.
- the comparator 254 indicates that the hotspot is cooler than the interim temperature value, then high temperature value is set to the intermediate temperature and the process is repeated.
- the process ends with a triggering of the latching register when the low register and high register lock (i.e., are equal or approximately equal), such that the search is over.
- Other types of searches can be performed in a similar manner, and lookup table or an arithmetic logic unit (“ALU”) can also be used to determine the intermediate value, instead of the binary subtractor.
- ALU arithmetic logic unit
- Measurement circuits 250 and 350 may also signal the processor and/or thermal control circuitry if the temperature sensed by diode 130 is outside the range of temperatures searched. Examples of how this can be accomplished include: independently comparing the temperature to the high and low values of the range; for a linear search, providing logic utilizing an overflow flag signal of the number generator (e.g., counter) in combination with the comparator 254 output if the full range is swept but no result found; and for a non-linear search, providing logic to signal if an intermediate search temperature value reaches the high or low value, in combination with the comparator 254 output. In such a case, the measured temperature reading is set to be a limit of the range of temperatures closest to the temperature sensed by the diode.
- the number generator e.g., counter
- thermal trigger circuit 240 another feature of the second embodiment is thermal trigger circuit 240 .
- Digital comparator 244 compares a critical point 242 with the interim temperature value output by the number generator 256 / 356 .
- Latch 248 latches the output of comparator 244 as the thermal trigger signal.
- Latch 248 is controlled by the same latching signal used for register 258 .
- the critical point 242 may be programmable.
- the thermal trigger signal may also be provided as an output 201 from the die 200 .
- FIG. 3 illustrates a third embodiment of the invention.
- Semiconductor die 300 includes processor 110 , measurement circuit 250 (or 350 ), and code converter 195 , as described above.
- the thermal trigger is incorporated into thermal events circuit 380 . This is accomplished by utilizing one of the N-trip points ( 683 , 685 , 687 , 689 ) as the critical point.
- the thermal trigger and/or one or more of the results of the comparisons by events circuit 380 may be provided as output 303 from the die 300 .
- FIG. 4 illustrates a hybrid of the first and third embodiments.
- Semiconductor die 400 includes processor 110 , measurement circuit 150 , code converter 195 , and events circuit 380 , as described above.
- the thermal trigger and/or one or more of the results of the comparisons by events circuit 380 may be provided as output 403 from the die 400 .
- a disadvantage of generating the thermal trigger using events circuit 380 or thermal trigger 240 , instead of thermal trigger circuit 140 is a slight delay in response time.
- An advantage, however, is a reduction analog circuits, which are more sensitive to temperature and transients than digital circuits, usually operate at higher voltages, and generally require more die space.
- Other advantages are the relative ease with which digital logic can be programmed by software (e.g., without requiring a digital-to-analog converter (“DAC”) to program critical point 142 in thermal trigger circuit 140 ), and that software-programmable logic can be used instead of hard-wired circuits (thereby increasing die design flexibility).
- DAC digital-to-analog converter
- FIG. 5 illustrates a hybrid of the first and second embodiments.
- Semiconductor die 500 includes processor 110 , measurement circuit 250 (or 350 ), code converter 195 , and events circuit 380 , as described above.
- the thermal trigger may be provided as an output 501 from the die 500 .
- One or more of the comparison results by events circuit 180 may be provided as an output 502 from the die 500 .
- the advantage of thermal trigger 140 is the critical point response time.
- FIG. 8 illustrates a thermal trigger 440 as a variation on the first embodiment of the invention when plural hotspots are monitored.
- Thermal trigger 440 provides a unified thermal event signal, which can simplify thermal management. If the comparators 144 / 144 ′ transition from high-to-low when the hotspot temperature exceeds critical point 142 , AND-gate 359 transitions to low, thereby signaling that one of the hotspots has exceeded the critical point. If the comparators 144 / 144 ′ transition from low-to-high when the hotspot exceeds critical point 142 , an OR-gate can be used instead of AND-gate 359 to accomplish the same function (not shown). Likewise, the same circuits can be used to determine when all of the hotspots have exceeded the critical point by interchanging AND-for-OR and OR-for-AND in the above description.
- FIGS. 9 and 10 illustrate supplemental measurement circuits which can be interchanged with the measurement circuit from the second and third embodiments to measure a temperature of multiple hotspots.
- measurement circuits 450 and 550 either determine the highest or lowest temperature among all of the diodes.
- an OR-gate can be used instead of an AND-gate, depending upon the result desired. Referring to FIGS. 9 and 10 , the number of hotspots monitored can be increased with minimal increase in the size and complexity of the measurement circuit.
- central reporting of temperature lends itself to centralized thermal management, which can be performed, for example, by consolidating on-die off-processor thermal control in a single circuit (e.g., one thermal control circuit 113 for plural processors). Further, if multiple hotspots and diodes are included on one processor, this configuration simplifies reporting to the one processor.
- FIG. 11 illustrates a semiconductor die 1110 comprising a plurality of processors, each processor being monitored by a thermal trigger circuit, a measurement circuit, and an events circuit, as described in the other embodiments.
- central management system 710 comprises a routing matrix that accepts temperature indications and thermal event indications and routes them to the individual processor cores based on a decision table stored in routing matrix.
- the decision table can be held, for example, in a volatile memory or non-volatile memory, and either be fixed or loaded (e.g., by the BIOS).
- Central management system 710 can also generate interrupts to either one or both cores, and/or can generate interrupts through a programmable interrupt controller (“PIC”) or controllers.
- PIC programmable interrupt controller
- a PIC can be provided for each processor, or a centralized PIC can be provided to handle interrupts for multiple processors.
- PIC is an advanced programmable interrupt controller (“APIC”; e.g., Intel® 82093AA I/O Advanced Programmable Interrupt Controller).
- a PIC can be provided in the processor-internal or external thermal control circuits, can be included as a separate circuit, or can be integrated into the central management system 710 .
- a thermal event can initiate a change of the processor frequency if the temperature is high.
- a policy of the central management system 710 could be to reduce both core's frequency if either core is high.
- Another, more complex, policy would be to first reduce one core frequency only. If after some time temperature does not go down, the other core frequency and operating voltage would also be reduced.
- Implementation of this second policy can be accomplished by having a timer feedback to the routing matrix. When the decision table indicates to reduce operations in one processor but not the other, the timer begins counting. When the timer expires, a signal is fed back to the input of the routing matrix, resulting in a reduced operation for the second processor.
- the delay time can either be fixed, pre-stored in a register, or output by the routing matrix.
- Logic circuit 715 compares the measured temperature readings from the plurality of measurement circuits, and provides central management system 710 with a highest of the measured temperature readings as a maximum measured temperature value of the die.
- central management system 710 can provide central reporting capability. Each core normally can access only its own register set. Central management system 710 can report to each core the package state such as the maximum measured temperature, status bits, etc. Additionally, lookup table entries within central management system 710 can provide some or all of the values used as programmed thresholds for both critical point and thermal events, adapting system thresholds during operation. Central management system 710 can also provide control signals at output 1104 for off-die thermal management.
- any p-n junction device that is sensitive to temperature can be used.
- interrupts used to direct the processor or processors include hardware interrupts, software interrupts such as operating system interrupts, and combinations thereof.
- processor interrupts direct to the operating system may be used to generate native instructions.
- FIG. 12 illustrates an example of Central Management System 710 .
- One-to-N timers 802 , 812 provide feedback to routing matrix 800 .
- the routing matrix 800 provides each timer a reset signal, a delay time, and a start signal. By including plural timers, plural possibilities can be simultaneously pending.
- FIG. 13 illustrates a thermal management system including both on-die and off-die thermal management.
- Outputs 101 , 102 , 201 , 202 , 303 , 403 , 501 , 502 , and/or 1104 from the dies of the various embodiments, are used to control off-die thermal management 1310 elements, including fans, cooling systems, and power supplies. Control of such elements may include activating external fans or cooling systems, or modifying the output of the external power supply.
- the p-n junctions are biased using a band-gap based device to maintain consistent operation as package temperatures change.
- An example of a band-gap current source for biasing the diodes is a band-gap comparator.
Abstract
For one disclosed embodiment, a plurality of processor cores may be on a semiconductor die. The processor cores may have at least one corresponding temperature sensor. Circuitry on the semiconductor die may generate thermal event indications based on sensed temperatures from multiple temperature sensors of multiple processor cores. A thermal event indication may indicate that a sensed temperature exceeds a temperature point. Central management logic on the semiconductor die may receive thermal event indications based on sensed temperatures from multiple temperature sensors of multiple processor cores. The central management logic may modify operation of one or more of the processor cores in response to a thermal event indication. Other embodiments are also disclosed.
Description
- This patent application is a continuation application of U.S. application Ser. No. 11/025,140, filed Dec. 30, 2004.
- Embodiments of the present invention relate to devices and methods for temperature measurement of processor cores, and more particularly to on-die circuits and methods for temperature measurement and reporting.
- Modern central processing units (“CPUs”), with increasing processor core frequencies and power densities, are rapidly reaching a point in which the CPU performance is limited by the amount of heat that can be extracted from the CPU by cooling technology.
- High performance CPUs sometimes integrate an on-die thermal diode that converts junction temperatures to some electric value. External analog-to-digital (“A/D”) devices can be found on several computer platforms, converting the electric value into usable information for temperature control.
- Due to routing and accuracy limitations, the thermal diode is placed in locations which are not at a hotspot of the CPU. A hotspot is a localized region having a higher temperature than regions of the processor adjoining the hotspot. Temperature differences, as high as 15° C. have been observed between the diode location and the hotspot. The result is inaccurate temperature readings and discrepancy between the reported value and the actual temperature used for device specification and control. Inaccurate temperature reading leads to inclusion of higher design margins, increased cooling costs and limited functionality.
- Another thermal protection mechanism uses a separate sensor to detect a maximum threshold temperature at the hottest hotspot on the die. Once the threshold is reached, a single trigger occurs and thermal protection is initiated. Other than this single trigger, the sensor provides no other feedback for use in thermal or acoustic management.
- If this second sensor is external to the device, the external sensor suffers from time delay and accuracy problems resulting from the physical separation of the sensor from the hotspot.
- There is a need for improved on-die temperature monitoring to improve performance in a thermally constrained environment. There is also a need for faster and more accurate reporting, eliminating gaps between thermal measurement and control.
-
FIG. 1 is a schematic diagram of a first embodiment of the invention. -
FIG. 2 is a schematic diagram of a second embodiment of the invention. -
FIG. 3 is a schematic diagram of a third embodiment of the invention. -
FIG. 4 is a schematic diagram of a hybrid of the first and third embodiments. -
FIG. 5 is a schematic diagram of a hybrid of the first and second embodiments. -
FIG. 6 illustrates the operation of an embodiment of a thermal event generator. -
FIG. 7 illustrates an alternative measurement circuit which can be interchanged with the measurement circuit of the second and third embodiments -
FIG. 8 illustrates a supplemental circuit for the first embodiment of the invention when plural hotspots are monitored, to detect when the hot spots exceed the threshold temperature. -
FIGS. 9 and 10 illustrate alternative measurement circuits which can be interchanged with the measurement circuits of the second and third embodiments to measure temperature for multiple hotspots. -
FIG. 10 illustrates an alternative measurement circuit which can be interchanged with the measurement circuit of the second and third embodiments to measure temperature for multiple hotspots. -
FIG. 11 illustrates a fourth embodiment of the invention, providing centralized thermal management for plural processor cores. -
FIG. 12 illustrates an example of the Central Management System that appears inFIG. 11 . -
FIG. 13 illustrates a thermal management system including both on-die and off-die thermal management. - Embodiments of the present invention integrate a sensor at a hotspot of the die for the measurement and reporting of temperature values, and for the generation of notifications. Using a single sensor to provide both temperature-responsive triggers and temperature measurement improves the speed, consistency, and accuracy of temperature reporting. Processor operation can be optimized, maximizing performance in a thermally constrained environment.
- The temperature responsive triggers may be utilized to direct both on-die and off-die temperature control, including directing the processor to modify operation, activating external fans or cooling systems, modifying the output of an external power supply, and/or putting a portion or an entirety of the processor into a standby state. Examples of modifying processor operation include modifying clock speeds of the processor and modifying operating voltages of the processor. Reporting of a measured temperature may be utilized, for among other things, to provide feedback to the processor.
- For processors utilizing software control mechanisms triggered by management systems such as Advanced Configuration and Power Interface (“ACPI”; Revision 3.0, September 2004; Intel Corp., et al.) or System Management Mode (“SMM”), direct on-die temperature reporting is particularly advantageous, since the ability to report temperatures through the processor to native software improves response time, and provides system designers and manufacturer increased flexibility for adapting processor operation. Flexibility can be further increased by using software-programmable temperature-responsive triggers, which may, for example, be programmed by software and/or firmware instructions executed on the processor (e.g., by third-party software, the operating system, and/or the Basic Input/Output System (“BIOS”)) or be programmed by fuse or other firmware on the die (e.g., programmed by a manufacturer or distributor).
- Prior to fabrication, at least one hotspot of the processor is identified by either modeling, empirical data, analysis of the package, and/or by other conventional techniques. A temperature sensor is fabricated in the hotspot, modifying the layout of the circuit to provide for the sensor, if necessary. The sensor may be any temperature sensitive device, such as a p-n junction device (e.g., a diode or transistor) or a temperature sensitive resistor. Advantages of P-N junction devices, besides being easy to integrate onto the processor, are a very quick response to temperature changes and that P-N junction devices do not need a reference temperature (i.e., in comparison to thermocouples). In the embodiments herein, the sensors shown are diodes. However, it should be understood that diodes are only used as an example and that other sensor-types may be also be used.
- A first embodiment of the invention is illustrated in
FIG. 1 . Aprocessor 110 and temperature control circuitry are integrated on asemiconductor die 100. Adiode 130 is located withinhotspot 120. The voltage drop across thediode 130 changes with the temperature of thehotspot 120. - The voltage across
diode 130 is provided to athermal trigger circuit 140 and ameasurement circuit 160. In thethermal trigger circuit 140, the diode voltage is compared with acritical point voltage 142 byanalog comparator 144. Thecritical point voltage 142 corresponds to a threshold temperature, such as a maximum thermal operating limit for the processor. By utilizing a simple circuit such as an analog comparator to determine temperature, threshold reporting is near-instantaneous. -
Critical point 142 can be fixed or adjustable. A way to providecritical point 142 is by using a digital-to-analog converter to read a register holding a temperature value (not illustrated). The output of the digital-to-analog converter is then provided as input tocomparator 144. By programming the register, the threshold can be adjusted. - The thermal trigger signal, output by
comparator 144, is provided tothermal control circuits 112 and/or 113. The thermal trigger signal may be provided as anoutput 101 from the die 100. When the temperature signal (i.e., voltage) from thediode 130 equals or exceeds thecritical point 142, thethermal control circuits 112/113 initiate on-die thermal protection, such as a reduction of operating voltage or a reduction of operating frequency. Additionally, the thermal trigger signal may be output from the die to control external thermal control apparatus. -
Measurement circuit 150 also receives the temperature signal from thediode 130. An analog-to-digital converter 160 ofmeasurement circuit 150 converts the diode voltage into an M-bit digital value. This M-bit digital value serves as a raw measured temperature reading. Theprocessor 110 may include a softwarereadable register 111, to receive the measured temperature reading. An example of the softwarereadable register 111 is model-specific register (MSR) address space. Alternatively, acode converter 195 can be included to include the raw measured temperature reading into a formatted temperature, which is them provided to the softwarereadable register 111. Use of thecode converter 195 allows for compensation of any non-linearity in the raw value, and allows the measured temperature value to be scaled (e.g., Celsius, Fahrenheit). A simple implementation forcode converter 195 is a non-volatile memory look-up table. - The measured temperature reading from
measurement circuit 150 is also provided to a thermalevent detection circuit 180, which directs the processor to modify processor-operation based upon the measured temperature reading. As shown inFIG. 6 , the thermalevent detection circuit 180 comprises a plurality of programmable trip points (683, 685, 687, and 689), each of which are compared (682, 684, 686, and 688) to measured temperature reading. The results of the comparisons are provided to theprocessor 110 by means of interrupts, and can also be used for other on-die and off-die thermal protection control. One way to generate interrupts is through a programmable interrupt controller (“PIC”) such as an advanced programmable interrupt controller (“APIC”). The PIC can be included in thethermal control circuits 112/113, or can be a separate circuit. One or more of the results of the comparisons byevents circuit 180 may be provided as anoutput 102 from thedie 100. - As can be understood from the time delays inherent in the circuitry involved, even if the
critical point 142 and a trip point (683/685/687/689) are set to a same threshold value, thethermal trigger 140 will respond more quickly thanevent circuit 180. Accordingly, thecritical point 140 may be set for a maximum temperature threshold value the processor can tolerate, since the speed of response can impact processor survivability. - Thermal
event detection circuit 180 also may include acircuit 690 directing the processor according to trends of the measured temperature reading over time, and acircuit 692 directing the processor based on an average temperature over time. An example ofcircuit 690 is at least one memory element to register temperature at a previous time or times and a comparison circuit to compare this previous temperature or temperatures to the current temperature. An example of circuit 392 is at least one memory element to accumulate an average result and at least one computation element to modify the average result in accordance to current temperature, such as a differentiator sampling the value every period N and calculating Trand=T(n)−T(n−1). -
FIG. 2 illustrates a second embodiment of the invention. Semiconductor die 200 again includesprocessor 110,code converter 195, andevents circuit 180, as in the first embodiment; and one or more of the comparison results byevents circuit 180 may be provided as anoutput 202 from thedie 200. However, thethermal trigger circuit 240 andmeasurement circuit 250 are different. -
Measurement circuit 250 utilizes digital feedback to determine the temperature of the hotspot.Number generator 256 generates a number corresponding to an interim temperature value within a range of temperatures. The interim temperature value is converted into an analog voltage by digital-to-analog converter 252, andcomparator 254 compares the analog value with the diode voltage. If the hotspot temperature is approximately equal to the interim temperature value, the interim temperature value is stored in latchingregister 258, and thenumber generator 256 can either be reset, or number generation can continue, depending upon the particular technique used. Otherwise, another interim temperature is generated. - This can be better understood by considering particular implementations for number generation, such as linear searches and successive approximation (e.g., a, binary search). The simplest example is a linear search using an up-down counter.
- For example, consider a counter sweeping the temperature range, with the hotspot temperature being fixed at a temperature within the range. If the hotspot temperature lies between two interim temperatures produced by the
number generator 256, the results are not exact. On an up-sweep of the temperature range, thecomparator output 254 will undergo a transition when the hotspot temperature equals or exceeds the interim temperature values. Thus, theregister 258 will latch a temperature value that is slightly higher than the actual temperature. Additionally, if a down-sweep is performed for the same diode temperature, the result is different than for the up-sweep (off by one). The accuracy is therefore directly dependent upon the interim temperature-granularity provided by number generator, such that the measured temperature is approximate. - Using the output of
comparator 254 to latchregister 258 is appropriate with search techniques which will result in comparator transitions at approximately the hotspot temperature. However, if a non-linear search is used, such as a binary search, latching the register in this manner will result in errors, since a binary search can under-shoot and over-shoot the actual temperature during the search. In this case, relying on the output ofcomparator 254 as the trigger of latchingregister 258 results in inaccurate readings. Instead, as shown inFIG. 7 ,measurement circuit 350 includes anumber generator 356 that itself latches the latchingregister 258. - Any number of circuits can be used to perform a binary search. For example, a binary search can be performed utilizing two registers, a subtractor, and some basic logic. One register stores a high temperature value, whereas the other register stores a low temperature value. An intermediate value between high and low is determined by subtracting the low temperature value from high temperature value in the subtractor and dividing by 2 (e.g., dropping the lowest order bit subtraction result). This intermediate value is output as the interim temperature value. If the
comparator 254 indicates that the hotspot is hotter than the interim temperature value, then low temperature value is set to the intermediate temperature and the process is repeated. Likewise, if thecomparator 254 indicates that the hotspot is cooler than the interim temperature value, then high temperature value is set to the intermediate temperature and the process is repeated. The process ends with a triggering of the latching register when the low register and high register lock (i.e., are equal or approximately equal), such that the search is over. Other types of searches can be performed in a similar manner, and lookup table or an arithmetic logic unit (“ALU”) can also be used to determine the intermediate value, instead of the binary subtractor. -
Measurement circuits diode 130 is outside the range of temperatures searched. Examples of how this can be accomplished include: independently comparing the temperature to the high and low values of the range; for a linear search, providing logic utilizing an overflow flag signal of the number generator (e.g., counter) in combination with thecomparator 254 output if the full range is swept but no result found; and for a non-linear search, providing logic to signal if an intermediate search temperature value reaches the high or low value, in combination with thecomparator 254 output. In such a case, the measured temperature reading is set to be a limit of the range of temperatures closest to the temperature sensed by the diode. - Returning to
FIG. 2 , another feature of the second embodiment isthermal trigger circuit 240.Digital comparator 244 compares acritical point 242 with the interim temperature value output by thenumber generator 256/356.Latch 248 latches the output ofcomparator 244 as the thermal trigger signal.Latch 248 is controlled by the same latching signal used forregister 258. Thecritical point 242 may be programmable. The thermal trigger signal may also be provided as anoutput 201 from thedie 200. -
FIG. 3 illustrates a third embodiment of the invention. Semiconductor die 300 includesprocessor 110, measurement circuit 250 (or 350), andcode converter 195, as described above. In this embodiment, the thermal trigger is incorporated intothermal events circuit 380. This is accomplished by utilizing one of the N-trip points (683, 685, 687, 689) as the critical point. The thermal trigger and/or one or more of the results of the comparisons byevents circuit 380 may be provided asoutput 303 from thedie 300. -
FIG. 4 illustrates a hybrid of the first and third embodiments. Semiconductor die 400 includesprocessor 110,measurement circuit 150,code converter 195, andevents circuit 380, as described above. The thermal trigger and/or one or more of the results of the comparisons byevents circuit 380 may be provided asoutput 403 from thedie 400. - A disadvantage of generating the thermal trigger using
events circuit 380 orthermal trigger 240, instead ofthermal trigger circuit 140, is a slight delay in response time. An advantage, however, is a reduction analog circuits, which are more sensitive to temperature and transients than digital circuits, usually operate at higher voltages, and generally require more die space. Other advantages are the relative ease with which digital logic can be programmed by software (e.g., without requiring a digital-to-analog converter (“DAC”) to programcritical point 142 in thermal trigger circuit 140), and that software-programmable logic can be used instead of hard-wired circuits (thereby increasing die design flexibility). -
FIG. 5 illustrates a hybrid of the first and second embodiments. Semiconductor die 500 includesprocessor 110, measurement circuit 250 (or 350),code converter 195, andevents circuit 380, as described above. The thermal trigger may be provided as anoutput 501 from thedie 500. One or more of the comparison results byevents circuit 180 may be provided as anoutput 502 from thedie 500. Here, the advantage ofthermal trigger 140 is the critical point response time. -
FIG. 8 illustrates athermal trigger 440 as a variation on the first embodiment of the invention when plural hotspots are monitored.Thermal trigger 440 provides a unified thermal event signal, which can simplify thermal management. If thecomparators 144/144′ transition from high-to-low when the hotspot temperature exceedscritical point 142,AND-gate 359 transitions to low, thereby signaling that one of the hotspots has exceeded the critical point. If thecomparators 144/144′ transition from low-to-high when the hotspot exceedscritical point 142, an OR-gate can be used instead ofAND-gate 359 to accomplish the same function (not shown). Likewise, the same circuits can be used to determine when all of the hotspots have exceeded the critical point by interchanging AND-for-OR and OR-for-AND in the above description. -
FIGS. 9 and 10 illustrate supplemental measurement circuits which can be interchanged with the measurement circuit from the second and third embodiments to measure a temperature of multiple hotspots. Depending upon whethercomparators measurement circuits FIG. 8 , an OR-gate can be used instead of an AND-gate, depending upon the result desired. Referring toFIGS. 9 and 10 , the number of hotspots monitored can be increased with minimal increase in the size and complexity of the measurement circuit. In addition, central reporting of temperature lends itself to centralized thermal management, which can be performed, for example, by consolidating on-die off-processor thermal control in a single circuit (e.g., onethermal control circuit 113 for plural processors). Further, if multiple hotspots and diodes are included on one processor, this configuration simplifies reporting to the one processor. -
FIG. 11 illustrates a semiconductor die 1110 comprising a plurality of processors, each processor being monitored by a thermal trigger circuit, a measurement circuit, and an events circuit, as described in the other embodiments. Additionally,central management system 710 comprises a routing matrix that accepts temperature indications and thermal event indications and routes them to the individual processor cores based on a decision table stored in routing matrix. The decision table can be held, for example, in a volatile memory or non-volatile memory, and either be fixed or loaded (e.g., by the BIOS).Central management system 710 can also generate interrupts to either one or both cores, and/or can generate interrupts through a programmable interrupt controller (“PIC”) or controllers. A PIC can be provided for each processor, or a centralized PIC can be provided to handle interrupts for multiple processors. One type of PIC is an advanced programmable interrupt controller (“APIC”; e.g., Intel® 82093AA I/O Advanced Programmable Interrupt Controller). A PIC can be provided in the processor-internal or external thermal control circuits, can be included as a separate circuit, or can be integrated into thecentral management system 710. - As an example of operation, a thermal event can initiate a change of the processor frequency if the temperature is high. A policy of the
central management system 710 could be to reduce both core's frequency if either core is high. Another, more complex, policy would be to first reduce one core frequency only. If after some time temperature does not go down, the other core frequency and operating voltage would also be reduced. Implementation of this second policy can be accomplished by having a timer feedback to the routing matrix. When the decision table indicates to reduce operations in one processor but not the other, the timer begins counting. When the timer expires, a signal is fed back to the input of the routing matrix, resulting in a reduced operation for the second processor. The delay time can either be fixed, pre-stored in a register, or output by the routing matrix. -
Logic circuit 715 compares the measured temperature readings from the plurality of measurement circuits, and providescentral management system 710 with a highest of the measured temperature readings as a maximum measured temperature value of the die. - In addition, the
central management system 710 can provide central reporting capability. Each core normally can access only its own register set.Central management system 710 can report to each core the package state such as the maximum measured temperature, status bits, etc. Additionally, lookup table entries withincentral management system 710 can provide some or all of the values used as programmed thresholds for both critical point and thermal events, adapting system thresholds during operation.Central management system 710 can also provide control signals atoutput 1104 for off-die thermal management. - While the above embodiments utilize a diode for sensing a temperature within a hotspot, any p-n junction device that is sensitive to temperature can be used.
- In the embodiments, interrupts used to direct the processor or processors include hardware interrupts, software interrupts such as operating system interrupts, and combinations thereof. Among other things, processor interrupts direct to the operating system may be used to generate native instructions.
-
FIG. 12 illustrates an example ofCentral Management System 710. One-to-N timers routing matrix 800. Therouting matrix 800 provides each timer a reset signal, a delay time, and a start signal. By including plural timers, plural possibilities can be simultaneously pending. -
FIG. 13 illustrates a thermal management system including both on-die and off-die thermal management.Outputs - The p-n junctions are biased using a band-gap based device to maintain consistent operation as package temperatures change. An example of a band-gap current source for biasing the diodes is a band-gap comparator.
- As can be understood from the above description, components of the various embodiments can be interchanged as a matter of design. It is contemplated that numerous modifications may be made to the present invention without departing from the spirit and scope of the invention as defined in the following claims.
Claims (20)
1. An apparatus comprising:
a plurality of processor cores on a semiconductor die, the processor cores having at least one corresponding temperature sensor;
circuitry on the semiconductor die to generate thermal event indications based on sensed temperatures from multiple temperature sensors of multiple processor cores, a thermal event indication to indicate that a sensed temperature exceeds a temperature point; and
central management logic on the semiconductor die to receive thermal event indications based on sensed temperatures from multiple temperature sensors of multiple processor cores,
the central management logic to modify operation of one or more of the processor cores in response to a thermal event indication.
2. The apparatus of claim 1 , wherein a processor core has a temperature sensor to sense temperature at a hotspot.
3. The apparatus of claim 1 , wherein temperature sensors have one or more corresponding temperature points, and
wherein the circuitry to generate thermal event indications is to compare sensed temperatures from multiple temperature sensors to corresponding temperature points.
4. The apparatus of claim 1 , wherein the circuitry to generate thermal event indications is to compare sensed temperatures from multiple temperature sensors of multiple processor cores to the same temperature point.
5. The apparatus of claim 1 , comprising a register on the semiconductor die to store a digital value corresponding to a sensed temperature.
6. The apparatus of claim 1 , wherein the circuitry to generate thermal event indications is to compare a digital value corresponding to a sensed temperature to a digital value corresponding to a temperature point.
7. The apparatus of claim 1 , wherein the circuitry to generate thermal event indications is to compare sensed temperatures from multiple temperature sensors of multiple processor cores to programmable temperature points.
8. The apparatus of claim 1 , the central management logic to modify operation of a processor core from which a sensed temperature generates a thermal event indication.
9. The apparatus of claim 1 , the central management logic to generate an interrupt to one or more of the processor cores in response to a thermal event indication.
10. The apparatus of claim 1 , the central management logic to modify a clock for one or more of the processor cores in response to a thermal event indication.
11. A method comprising:
sensing temperatures with multiple temperature sensors of multiple processor cores on a semiconductor die, wherein the processor cores have at least one corresponding temperature sensor;
generating by circuitry on the semiconductor die thermal event indications based on sensed temperatures from multiple temperature sensors of multiple processor cores, wherein a thermal event indication is to indicate that a sensed temperature exceeds a temperature point;
receiving by central management logic on the semiconductor die thermal event indications based on sensed temperatures from multiple temperature sensors of multiple processor cores; and
modifying by the central management logic operation of one or more of the processor cores in response to a thermal event indication.
12. The method of claim 11 , wherein sensing temperatures includes sensing a temperature at a hotspot.
13. The method of claim 11 , wherein temperature sensors have one or more corresponding temperature points, and
wherein generating thermal event indications includes comparing sensed temperatures from multiple temperature sensors to corresponding temperature points.
14. The method of claim 11 , wherein generating thermal event indications includes comparing sensed temperatures from multiple temperature sensors of multiple processor cores to the same temperature point.
15. The method of claim 11 , comprising storing in a register on the semiconductor die a digital value corresponding to a sensed temperature.
16. The method of claim 11 , wherein generating thermal event indications includes comparing a digital value corresponding to a sensed temperature to a digital value corresponding to a temperature point.
17. The method of claim 11 , wherein generating thermal event indications includes comparing sensed temperatures from multiple temperature sensors of multiple processor cores to programmable temperature points.
18. The method of claim 11 , wherein modifying operation includes modifying operation of a processor core from which a sensed temperature generates a thermal event indication.
19. The method of claim 11 , wherein modifying operation includes generating an interrupt to one or more of the processor cores in response to a thermal event indication.
20. The method of claim 11 , wherein modifying operation includes modifying a clock for one or more of the processor cores in response to a thermal event indication.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/651,435 US20100205464A1 (en) | 2004-12-30 | 2009-12-31 | Method and apparatus for on-die temperature sensing and control |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/025,140 US7878016B2 (en) | 2004-12-30 | 2004-12-30 | Device and method for on-die temperature measurement |
US12/651,435 US20100205464A1 (en) | 2004-12-30 | 2009-12-31 | Method and apparatus for on-die temperature sensing and control |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/025,140 Continuation US7878016B2 (en) | 2004-12-30 | 2004-12-30 | Device and method for on-die temperature measurement |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100205464A1 true US20100205464A1 (en) | 2010-08-12 |
Family
ID=36120158
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/025,140 Active 2029-02-06 US7878016B2 (en) | 2004-12-30 | 2004-12-30 | Device and method for on-die temperature measurement |
US12/651,435 Abandoned US20100205464A1 (en) | 2004-12-30 | 2009-12-31 | Method and apparatus for on-die temperature sensing and control |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/025,140 Active 2029-02-06 US7878016B2 (en) | 2004-12-30 | 2004-12-30 | Device and method for on-die temperature measurement |
Country Status (5)
Country | Link |
---|---|
US (2) | US7878016B2 (en) |
CN (1) | CN101142541B (en) |
DE (1) | DE112005003294T5 (en) |
TW (1) | TWI294568B (en) |
WO (1) | WO2006072106A2 (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080178225A1 (en) * | 2007-01-23 | 2008-07-24 | At&T Knowledge Ventures, Lp | Method and system for storing and accessing video data |
US20090290625A1 (en) * | 2008-05-23 | 2009-11-26 | Qualcomm Incorporated | Thermal management for data modules |
US20110085607A1 (en) * | 2009-10-13 | 2011-04-14 | Qualcomm Incorporated | Energy management for wireless devices |
US20130104130A1 (en) * | 2010-01-28 | 2013-04-25 | Cavium, Inc. | Method and Apparatus for Power Control |
WO2013064865A1 (en) * | 2011-11-04 | 2013-05-10 | Freescale Semiconductor, Inc. | Method of controlling a thermal budget of an integrated circuit device, an integrated circuit, a thermal control module and an electronic device therefor |
US8928393B1 (en) * | 2013-10-30 | 2015-01-06 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Temperature switch circuit having dynamic temperature thresholds |
US9355929B2 (en) | 2012-04-25 | 2016-05-31 | Sandisk Technologies Inc. | Data storage based upon temperature considerations |
US20170060206A1 (en) * | 2015-09-01 | 2017-03-02 | Qualcomm Incorporated | System and method for generating a sustained thermal power envelope for a portable computing device |
US9671844B2 (en) | 2013-09-26 | 2017-06-06 | Cavium, Inc. | Method and apparatus for managing global chip power on a multicore system on chip |
WO2017171998A1 (en) * | 2016-03-31 | 2017-10-05 | Intel Corporation | Determining thermal margins in a multi-die processor |
US20230071918A1 (en) * | 2021-09-09 | 2023-03-09 | Samsung Electronics Co., Ltd. | Apparatus and method for dynamic thermal management using frequency clamping and idle injection |
Families Citing this family (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7275012B2 (en) * | 2002-12-30 | 2007-09-25 | Intel Corporation | Automated method and apparatus for processor thermal validation |
US7360945B2 (en) * | 2005-03-31 | 2008-04-22 | Intel Corporation | Apparatus for determining temperature of a portable computer system |
US20080011467A1 (en) * | 2006-06-23 | 2008-01-17 | Intel Corporation | Method, apparatus and system for thermal management using power density feedback |
US7949887B2 (en) | 2006-11-01 | 2011-05-24 | Intel Corporation | Independent power control of processing cores |
US8397090B2 (en) * | 2006-12-08 | 2013-03-12 | Intel Corporation | Operating integrated circuit logic blocks at independent voltages with single voltage supply |
US7895454B2 (en) | 2007-02-06 | 2011-02-22 | International Business Machines Corporation | Instruction dependent dynamic voltage compensation |
US7936153B2 (en) * | 2007-02-06 | 2011-05-03 | International Business Machines Corporation | On-chip adaptive voltage compensation |
US8615767B2 (en) | 2007-02-06 | 2013-12-24 | International Business Machines Corporation | Using IR drop data for instruction thread direction |
US8022685B2 (en) | 2007-02-06 | 2011-09-20 | International Business Machines Corporation | Temperature dependent voltage source compensation |
US7714635B2 (en) * | 2007-02-06 | 2010-05-11 | International Business Machines Corporation | Digital adaptive voltage supply |
US7971035B2 (en) * | 2007-02-06 | 2011-06-28 | International Business Machines Corporation | Using temperature data for instruction thread direction |
US7560945B2 (en) * | 2007-02-06 | 2009-07-14 | International Business Machines Corporation | Integrated circuit failure prediction |
US7779235B2 (en) | 2007-02-06 | 2010-08-17 | International Business Machines Corporation | Using performance data for instruction thread direction |
US7865750B2 (en) | 2007-02-06 | 2011-01-04 | International Business Machines Corporation | Fan speed control from adaptive voltage supply |
US8185572B2 (en) * | 2007-08-24 | 2012-05-22 | International Business Machines Corporation | Data correction circuit |
US7797131B2 (en) * | 2007-08-24 | 2010-09-14 | International Business Machines Corporation | On-chip frequency response measurement |
US8005880B2 (en) * | 2007-08-24 | 2011-08-23 | International Business Machines Corporation | Half width counting leading zero circuit |
US20090123814A1 (en) * | 2007-10-09 | 2009-05-14 | Mason Cabot | Power source and method of managing a power source |
US20090261785A1 (en) * | 2008-03-27 | 2009-10-22 | Mason Cabot | Method for managing a modular power source |
US20100136405A1 (en) * | 2008-04-02 | 2010-06-03 | Karl Johnson | Battery pack with optimized mechanical, electrical, and thermal management |
WO2009124222A2 (en) * | 2008-04-02 | 2009-10-08 | Mission Motor Company | System and method of integrated thermal management for a multi-cell battery pack |
US8329479B2 (en) * | 2008-04-18 | 2012-12-11 | Hitachi Kokusai Electrical Inc. | Information managing method, information managing apparatus and substrate processing system |
US8386807B2 (en) * | 2008-09-30 | 2013-02-26 | Intel Corporation | Power management for processing unit |
US8316976B2 (en) * | 2008-11-20 | 2012-11-27 | Mission Motor Company | Frame for a ride-on vehicle having a plurality of battery packs |
US8064197B2 (en) * | 2009-05-22 | 2011-11-22 | Advanced Micro Devices, Inc. | Heat management using power management information |
US8260474B2 (en) | 2009-09-25 | 2012-09-04 | Intel Corporation | Sensor-based thermal specification enabling a real-time metric for compliance |
US8312954B2 (en) | 2010-04-22 | 2012-11-20 | Mission Motor Company | Frame for a two wheeled electric vehicle |
US8816814B2 (en) | 2011-08-16 | 2014-08-26 | Elwha Llc | Systematic distillation of status data responsive to whether or not a wireless signal has been received and relating to regimen compliance |
CN103164561B (en) * | 2011-12-19 | 2017-01-18 | 上海航空电器有限公司 | Control method of Multifunctional interruption waveform generator based on electronic design automation (EDA) technology |
JP5710031B2 (en) * | 2012-01-25 | 2015-04-30 | 三菱電機株式会社 | Semiconductor device temperature detection system, semiconductor module, and semiconductor module system |
US9383789B2 (en) * | 2012-06-21 | 2016-07-05 | Apple Inc. | Thermal control apparatus and methodology |
WO2014006450A1 (en) * | 2012-07-03 | 2014-01-09 | Freescale Semiconductor, Inc. | Method and apparatus for managing a thermal budget of at least a part of a processing system |
CN103049018B (en) * | 2012-12-26 | 2015-07-08 | 华为终端有限公司 | Overheat protection method and device for handheld electronic equipment and handheld electronic equipment |
US9575537B2 (en) * | 2014-07-25 | 2017-02-21 | Intel Corporation | Adaptive algorithm for thermal throttling of multi-core processors with non-homogeneous performance states |
CN105823971B (en) * | 2015-01-09 | 2018-11-16 | 中芯国际集成电路制造(上海)有限公司 | Chip operating state monitoring system and monitoring method |
US10088880B2 (en) * | 2015-08-27 | 2018-10-02 | Intel Corporation | Thermal monitoring of memory resources |
US9848515B1 (en) | 2016-05-27 | 2017-12-19 | Advanced Micro Devices, Inc. | Multi-compartment computing device with shared cooling device |
US9653144B1 (en) | 2016-06-28 | 2017-05-16 | Intel Corporation | Apparatuses, methods, and systems for package on package memory refresh and self-refresh rate management |
US10657083B2 (en) * | 2016-09-30 | 2020-05-19 | Intel Corporation | Generation of processor interrupts using averaged data |
EP3336499B1 (en) * | 2016-12-16 | 2019-12-11 | Mitsubishi Electric R & D Centre Europe B.V. | Method for controlling the temperature of a multi-die power module |
US10302504B1 (en) | 2017-01-27 | 2019-05-28 | Xilinx, Inc. | On-die temperature sensing and digitization system |
US10289179B2 (en) * | 2017-04-21 | 2019-05-14 | Intel Corporation | Dynamic control of liquid cooling pumps to provide thermal cooling uniformity |
CN108762142B (en) * | 2018-05-24 | 2020-12-29 | 新华三技术有限公司 | Communication equipment and processing method thereof |
KR20200076403A (en) * | 2018-12-19 | 2020-06-29 | 에스케이하이닉스 주식회사 | Semiconductor memory device, controller, storage device having the same, and operating method thereof |
US11127106B2 (en) | 2019-06-28 | 2021-09-21 | Intel Corporation | Runtime flip stability characterization |
US11435944B2 (en) * | 2019-07-24 | 2022-09-06 | Micron Technology, Inc. | Dynamic memory address write policy translation based on performance needs |
US11409341B2 (en) | 2019-10-01 | 2022-08-09 | Intel Corporation | Repeating graphics render pattern detection |
US11003200B1 (en) | 2020-06-05 | 2021-05-11 | Cirrus Logic, Inc. | Closed loop junction temperature regulation |
US11347198B2 (en) | 2020-09-04 | 2022-05-31 | Apple Inc. | Adaptive thermal control system |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030158697A1 (en) * | 2002-02-19 | 2003-08-21 | Sun Microsystems, Inc. | Method and system for monitoring and profiling an integrated circuit die temperature |
US20050040810A1 (en) * | 2003-08-20 | 2005-02-24 | Poirier Christopher A. | System for and method of controlling a VLSI environment |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7216064B1 (en) | 1993-09-21 | 2007-05-08 | Intel Corporation | Method and apparatus for programmable thermal sensor for an integrated circuit |
US5502838A (en) | 1994-04-28 | 1996-03-26 | Consilium Overseas Limited | Temperature management for integrated circuits |
US7167993B1 (en) | 1994-06-20 | 2007-01-23 | Thomas C Douglass | Thermal and power management for computer systems |
US5752011A (en) | 1994-06-20 | 1998-05-12 | Thomas; C. Douglas | Method and system for controlling a processor's clock frequency in accordance with the processor's temperature |
US6029006A (en) | 1996-12-23 | 2000-02-22 | Motorola, Inc. | Data processor with circuit for regulating instruction throughput while powered and method of operation |
US6789037B2 (en) * | 1999-03-30 | 2004-09-07 | Intel Corporation | Methods and apparatus for thermal management of an integrated circuit die |
US7174194B2 (en) | 2000-10-24 | 2007-02-06 | Texas Instruments Incorporated | Temperature field controlled scheduling for processing systems |
US6889332B2 (en) * | 2001-12-11 | 2005-05-03 | Advanced Micro Devices, Inc. | Variable maximum die temperature based on performance state |
US6847911B2 (en) * | 2002-08-02 | 2005-01-25 | Infineon Technologies Ag | Method and apparatus for temperature throttling the access frequency of an integrated circuit |
US6908227B2 (en) | 2002-08-23 | 2005-06-21 | Intel Corporation | Apparatus for thermal management of multiple core microprocessors |
JP2004085384A (en) * | 2002-08-27 | 2004-03-18 | Seiko Epson Corp | Temperature sensor circuit, semiconductor integrated circuit, and its regulating method |
-
2004
- 2004-12-30 US US11/025,140 patent/US7878016B2/en active Active
-
2005
- 2005-12-29 CN CN200580044872.7A patent/CN101142541B/en not_active Expired - Fee Related
- 2005-12-29 WO PCT/US2005/047688 patent/WO2006072106A2/en active Application Filing
- 2005-12-29 DE DE112005003294T patent/DE112005003294T5/en not_active Withdrawn
- 2005-12-30 TW TW094147629A patent/TWI294568B/en active
-
2009
- 2009-12-31 US US12/651,435 patent/US20100205464A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030158697A1 (en) * | 2002-02-19 | 2003-08-21 | Sun Microsystems, Inc. | Method and system for monitoring and profiling an integrated circuit die temperature |
US20050040810A1 (en) * | 2003-08-20 | 2005-02-24 | Poirier Christopher A. | System for and method of controlling a VLSI environment |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080178225A1 (en) * | 2007-01-23 | 2008-07-24 | At&T Knowledge Ventures, Lp | Method and system for storing and accessing video data |
US20090290625A1 (en) * | 2008-05-23 | 2009-11-26 | Qualcomm Incorporated | Thermal management for data modules |
US8620235B2 (en) * | 2008-05-23 | 2013-12-31 | Qualcomm Incorporated | Thermal management for data modules |
US20110085607A1 (en) * | 2009-10-13 | 2011-04-14 | Qualcomm Incorporated | Energy management for wireless devices |
US8498328B2 (en) | 2009-10-13 | 2013-07-30 | Qualcomm Incorporated | Energy management for wireless devices |
US20130104130A1 (en) * | 2010-01-28 | 2013-04-25 | Cavium, Inc. | Method and Apparatus for Power Control |
US9703351B2 (en) | 2010-01-28 | 2017-07-11 | Cavium, Inc. | Method and apparatus for power control |
US8868949B2 (en) * | 2010-01-28 | 2014-10-21 | Cavium, Inc. | Method and apparatus for power control |
WO2013064865A1 (en) * | 2011-11-04 | 2013-05-10 | Freescale Semiconductor, Inc. | Method of controlling a thermal budget of an integrated circuit device, an integrated circuit, a thermal control module and an electronic device therefor |
US9355929B2 (en) | 2012-04-25 | 2016-05-31 | Sandisk Technologies Inc. | Data storage based upon temperature considerations |
US9671844B2 (en) | 2013-09-26 | 2017-06-06 | Cavium, Inc. | Method and apparatus for managing global chip power on a multicore system on chip |
US10732684B2 (en) | 2013-09-26 | 2020-08-04 | Marvell Asia Pte, Ltd. | Method and apparatus for managing global chip power on a multicore system on chip |
US11709534B2 (en) | 2013-09-26 | 2023-07-25 | Marvell Asia Pte, Ltd. | Method and apparatus for managing global chip power on a multicore system on chip |
US10152102B2 (en) | 2013-09-26 | 2018-12-11 | Cavium, Llc | Method and apparatus for managing global chip power on a multicore system on chip |
US10983576B2 (en) | 2013-09-26 | 2021-04-20 | Marvell Asia Pte, Ltd. | Method and apparatus for managing global chip power on a multicore system on chip |
US8928393B1 (en) * | 2013-10-30 | 2015-01-06 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Temperature switch circuit having dynamic temperature thresholds |
US20170060206A1 (en) * | 2015-09-01 | 2017-03-02 | Qualcomm Incorporated | System and method for generating a sustained thermal power envelope for a portable computing device |
US10908660B2 (en) | 2016-03-31 | 2021-02-02 | Intel Corporation | Determining thermal margins in a multi-die processor |
US10248173B2 (en) | 2016-03-31 | 2019-04-02 | Intel Corporation | Determining thermal margins in a multi-die processor |
WO2017171998A1 (en) * | 2016-03-31 | 2017-10-05 | Intel Corporation | Determining thermal margins in a multi-die processor |
US20230071918A1 (en) * | 2021-09-09 | 2023-03-09 | Samsung Electronics Co., Ltd. | Apparatus and method for dynamic thermal management using frequency clamping and idle injection |
US11921554B2 (en) * | 2021-09-09 | 2024-03-05 | Samsung Electronics Co., Ltd. | Apparatus and method for dynamic thermal management using frequency clamping and idle injection |
Also Published As
Publication number | Publication date |
---|---|
CN101142541A (en) | 2008-03-12 |
US7878016B2 (en) | 2011-02-01 |
WO2006072106A3 (en) | 2007-01-25 |
US20060149974A1 (en) | 2006-07-06 |
CN101142541B (en) | 2010-05-12 |
DE112005003294T5 (en) | 2007-11-22 |
TW200629059A (en) | 2006-08-16 |
TWI294568B (en) | 2008-03-11 |
WO2006072106A2 (en) | 2006-07-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7878016B2 (en) | Device and method for on-die temperature measurement | |
US7149645B2 (en) | Method and apparatus for accurate on-die temperature measurement | |
Chung et al. | An autocalibrated all-digital temperature sensor for on-chip thermal monitoring | |
US8786237B2 (en) | Voltage regulator and cooling control integrated circuit | |
EP0432925B1 (en) | Method and apparatus for sensing thermal stress in integrated circuits | |
US20030158697A1 (en) | Method and system for monitoring and profiling an integrated circuit die temperature | |
US20030234630A1 (en) | Fan speed control system | |
US6934652B2 (en) | On-chip temperature measurement technique | |
US7991514B2 (en) | Processor temperature measurement through median sampling | |
US5943206A (en) | Chip temperature protection using delay lines | |
JP2002318162A (en) | Detection method and protection device of malfunction, and estimation method and estimation device of temperature | |
US20040162697A1 (en) | Methods and structure for IC temperature self-monitoring | |
JP5359886B2 (en) | Temperature measuring apparatus and method | |
US6674623B1 (en) | Microcomputer equipped with built-in temperature sensor | |
US7661878B1 (en) | On-chip temperature sensor for an integrated circuit | |
US6297761B1 (en) | Measuring apparatus for digitally detecting analog measured variables | |
EP1747437A1 (en) | Thermal protection for a vlsi chip through reduced c4 usage | |
CN109213297B (en) | Semiconductor device and method for controlling semiconductor device | |
JP7132197B2 (en) | Protection circuit, semiconductor device and method | |
US20230096883A1 (en) | Rapid temperature change detection using slew rate | |
US20020084928A1 (en) | Method and apparatus for time multiplexing of thermal sensor | |
US20220236117A1 (en) | Thermal Diode Sensor Self-Correction | |
US20020084905A1 (en) | Method and apparatus for periodically sampling computer system device temperature | |
KR20240018051A (en) | Electronic Device for Controlling Temperature of Heating Device | |
KR20000026551A (en) | Temperature control apparatus and the method for cpu of pc |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |