US20100167519A1 - Post high-k dielectric/metal gate clean - Google Patents
Post high-k dielectric/metal gate clean Download PDFInfo
- Publication number
- US20100167519A1 US20100167519A1 US12/344,421 US34442108A US2010167519A1 US 20100167519 A1 US20100167519 A1 US 20100167519A1 US 34442108 A US34442108 A US 34442108A US 2010167519 A1 US2010167519 A1 US 2010167519A1
- Authority
- US
- United States
- Prior art keywords
- clean
- gate electrode
- fluoride
- clean step
- oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 48
- 239000002184 metal Substances 0.000 title claims abstract description 48
- 238000000034 method Methods 0.000 claims abstract description 30
- 239000004065 semiconductor Substances 0.000 claims abstract description 27
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 claims abstract description 18
- 239000000758 substrate Substances 0.000 claims abstract description 12
- 239000002253 acid Substances 0.000 claims abstract description 10
- 238000001312 dry etching Methods 0.000 claims abstract description 8
- 238000004140 cleaning Methods 0.000 claims abstract description 5
- 238000005530 etching Methods 0.000 claims abstract description 4
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 claims description 24
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 20
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims description 10
- 229910000040 hydrogen fluoride Inorganic materials 0.000 claims description 9
- 229910052710 silicon Inorganic materials 0.000 claims description 9
- 239000003870 refractory metal Substances 0.000 claims description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 7
- 239000010703 silicon Substances 0.000 claims description 7
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 claims description 6
- 239000003989 dielectric material Substances 0.000 claims description 6
- 238000001020 plasma etching Methods 0.000 claims description 6
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 claims description 4
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 claims description 4
- 229910001928 zirconium oxide Inorganic materials 0.000 claims description 4
- 238000013019 agitation Methods 0.000 claims description 3
- 229910000147 aluminium phosphate Inorganic materials 0.000 claims description 3
- 229910052715 tantalum Inorganic materials 0.000 claims description 3
- 229910052721 tungsten Inorganic materials 0.000 claims description 3
- RILZRCJGXSFXNE-UHFFFAOYSA-N 2-[4-(trifluoromethoxy)phenyl]ethanol Chemical compound OCCC1=CC=C(OC(F)(F)F)C=C1 RILZRCJGXSFXNE-UHFFFAOYSA-N 0.000 claims description 2
- DDFHBQSCUXNBSA-UHFFFAOYSA-N 5-(5-carboxythiophen-2-yl)thiophene-2-carboxylic acid Chemical compound S1C(C(=O)O)=CC=C1C1=CC=C(C(O)=O)S1 DDFHBQSCUXNBSA-UHFFFAOYSA-N 0.000 claims description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 2
- 229910008814 WSi2 Inorganic materials 0.000 claims description 2
- XWCMFHPRATWWFO-UHFFFAOYSA-N [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] Chemical compound [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] XWCMFHPRATWWFO-UHFFFAOYSA-N 0.000 claims description 2
- CEPICIBPGDWCRU-UHFFFAOYSA-N [Si].[Hf] Chemical compound [Si].[Hf] CEPICIBPGDWCRU-UHFFFAOYSA-N 0.000 claims description 2
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 claims description 2
- LDDQLRUQCUTJBB-UHFFFAOYSA-O azanium;hydrofluoride Chemical compound [NH4+].F LDDQLRUQCUTJBB-UHFFFAOYSA-O 0.000 claims description 2
- VKJLWXGJGDEGSO-UHFFFAOYSA-N barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[Ti+4].[Ba+2] VKJLWXGJGDEGSO-UHFFFAOYSA-N 0.000 claims description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 claims description 2
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 claims description 2
- JQJCSZOEVBFDKO-UHFFFAOYSA-N lead zinc Chemical compound [Zn].[Pb] JQJCSZOEVBFDKO-UHFFFAOYSA-N 0.000 claims description 2
- MOVBJUGHBJJKOW-UHFFFAOYSA-N methyl 2-amino-5-methoxybenzoate Chemical compound COC(=O)C1=CC(OC)=CC=C1N MOVBJUGHBJJKOW-UHFFFAOYSA-N 0.000 claims description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 2
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 claims description 2
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 claims description 2
- 150000002978 peroxides Chemical class 0.000 claims description 2
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 claims description 2
- CZXRMHUWVGPWRM-UHFFFAOYSA-N strontium;barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[O-2].[Ti+4].[Sr+2].[Ba+2] CZXRMHUWVGPWRM-UHFFFAOYSA-N 0.000 claims description 2
- 229910001936 tantalum oxide Inorganic materials 0.000 claims description 2
- -1 tetramethylammonium tetrafluoroborate Chemical compound 0.000 claims description 2
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 claims description 2
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 claims description 2
- 239000000463 material Substances 0.000 abstract description 7
- 230000000712 assembly Effects 0.000 description 11
- 238000000429 assembly Methods 0.000 description 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 9
- 230000004888 barrier function Effects 0.000 description 8
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 7
- 229920005591 polysilicon Polymers 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000002245 particle Substances 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 239000006117 anti-reflective coating Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000007772 electrode material Substances 0.000 description 2
- 229910052735 hafnium Inorganic materials 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 238000001095 inductively coupled plasma mass spectrometry Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 239000010955 niobium Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 235000012431 wafers Nutrition 0.000 description 2
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 1
- 229910004495 HfGe Inorganic materials 0.000 description 1
- 229910004129 HfSiO Inorganic materials 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- 150000007513 acids Chemical class 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 150000001412 amines Chemical class 0.000 description 1
- 239000000908 ammonium hydroxide Substances 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910052758 niobium Inorganic materials 0.000 description 1
- GUCVJGMIXFAOAE-UHFFFAOYSA-N niobium atom Chemical compound [Nb] GUCVJGMIXFAOAE-UHFFFAOYSA-N 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 229910052702 rhenium Inorganic materials 0.000 description 1
- WUAPFZMCVAUBPE-UHFFFAOYSA-N rhenium atom Chemical compound [Re] WUAPFZMCVAUBPE-UHFFFAOYSA-N 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 238000000624 total reflection X-ray fluorescence spectroscopy Methods 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/02068—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
- H01L21/02071—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers the processing being a delineation, e.g. RIE, of conductive layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/906—Cleaning of wafer as interim step
Definitions
- the present invention relates to methods of forming integrated circuits (ICs) including MOS transistors, and more particularly to methods of forming ICs including metal gate and high-k dielectric comprising MOS transistors.
- the gate stack has historically been manufactured from polysilicon on a silicon dioxide or nitrided silicon oxide (SiON) gate dielectric.
- This gate stack is generally defined by a plasma etch process, which is known to generate post etch residuals.
- a post gate etch clean is generally performed to remove the post etch residuals.
- a conventional post gate etch clean chemistry for such a gate stack comprises sulfuric acid (H 2 SO 4 )/hydrogen peroxide (H 2 O 2 )+DI water Rinse+ammonium hydroxide and hydrogen peroxide (known as SC-1)+a DI water Rinse.
- sulfuric acid H 2 SO 4
- hydrogen peroxide H 2 O 2
- SC-1 hydrogen peroxide
- polysilicon has been replaced with metal and the silicon dioxide or SiON gate dielectric with a high-k dielectric material to improve transistor performance.
- the metal gate electrode being a true electrical conductor suppresses the gate depletion layer of a MOS transistor. This changes the gate electrode/gate dielectric interface to metal on a high-k dielectric and introduces material compatibility issues that generally prevents using the conventional post gate etch clean chemistry described above.
- the Present Inventors have discovered dry etch processing of a metal comprising gate stack results in the formation of new dry etch generated residual materials, including certain residues that are generally based on the etch mask material (e.g. photoresist or spin on glass), wherein the residue(s) typically include species such as O, C, Si, and amines. Such residues are herein referred to as “post etch residues”.
- the Present Inventors have discovered that known post gate etch cleans generally result in significant undercutting of the metal comprising gate electrode(s) and the barrier metal(s), and are generally ineffective at removing substantially all the high-k dielectric on the semiconductor surface.
- Residual high-k dielectric on the semiconductor surface has been discovered to generally be in the form of “high-k metal/semiconductor assemblies” that can form during the high-k dielectric anneal (e.g. 900 to 1,000° C.) which generally follows after high-k dielectric deposition.
- the high-k metal/semiconductor assemblies can comprise Hf and Si.
- the Present Inventors have discovered new multi-step wet etch methods for removing dry etch generated residues following dry (e.g. plasma) etching a gate stack comprising a metal comprising gate electrode and the high-k gate dielectric.
- dry e.g. plasma
- the now multi-step wet etch methods have been found to be capable of removing high-k metal/semiconductor assemblies which may be present on the semiconductor surface after the day etch.
- Embodiments of the invention also generally result in little or no undercutting of metal gate electrode or the barrier metal.
- a method for fabricating a CMOS integrated IC comprises providing a substrate (e.g. water) having a semiconductor surface, and forming a gate stack comprising a metal gate electrode on a metal comprising high-k dielectric layer on the semiconductor surface. Dry etching, such as plasma etching, is used to pattern the gate stack to define a patterned gate stack having exposed metal gate electrode sidewalls, wherein the dry etching forms post etch residuals which can deposit on the gate sidewalls.
- the substrate including the patterned gate electrode stack is then exposed to a solution cleaning sequence comprising a first clean step and a second clean step.
- the first clean step comprises a first acid and a fluoride for removing at least a portion of the post etch residuals and at least a portion of the high-k dielectric on the semiconductor surface.
- the first acid comprises an acid that does not appreciably etch metals, such as sulfuric acid or phosphoric acid.
- the first clean step has a high selectivity to avoid etching the exposed sidewalls of the gate electrode stack.
- “high selectivity” for the first clean step refers to a post etch residual (s) to gate electrode stack etch selectivity of ⁇ 50.
- a second clean follows after the first clean and consists essentially of a fluoride which is operable to remove residuals from the high-k dielectric layer on the semiconductor surface, such as in the form of high-k metal/semiconductor assemblies on the semiconductor surface.
- FIG. 1 shows a flow diagram for a first method for fabricating CMOS ICs comprising devices having metal gate electrodes and high-k dielectrics including wet etch processing for removing dry gate etch generated residuals including post etch residues and high-k dielectric comprising materials on the semiconductor surface, according to an embodiment of the invention.
- FIG. 2A-C show a series of cross sectional depictions depicting cross sections after plasma etch of the gate stack, after the first wet clean step, and after the second wet clean step, respectively, according to an embodiment of the invention.
- FIG. 3 shows a cross sectional depiction of an exemplary CMOS IC after post gate etch clean processing according to embodiments of the invention.
- FIG. 1 shows a flow diagram for a first method 100 for fabricating CMOS ICs comprising devices having metal gate electrodes and high-k dielectrics including wet etch processing for removing dry gate etch generated residuals including post etch residues and high-k dielectric comprising materials on the semiconductor surface, according to an embodiment of the invention.
- Step 101 comprises providing a substrate (e.g. wafer) having a semiconductor surface, such as a Si or a Ge surface.
- Step 102 comprises forming a gate stack comprising a metal comprising high-k dielectric layer on the semiconductor surface and at least one metal comprising gate electrode layer on the gate dielectric layer.
- the gate dielectric layer can comprise a metal comprising high-k dielectric layer, such as hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, lanthanum oxide, zirconium oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, or lead zinc niobate.
- the gate dielectric can comprise both Hf and Zr.
- the gate dielectric is a Hf comprising gate dielectric layer that comprises 1 nm to 5 nm of HfSiON, wherein the HfSiON comprises 30 to 60 at. % SiO 2 and 2 to 20 at % N 2 .
- HfSiON can be formed by nitridizing HfSiO
- the gate electrode layer can comprise at least one refractory metal.
- the five refractory metals comprise Tungsten (W), Molybdenum (Mo), Niobium (Nb), Tantalum (Ta), and Rhenium (Re).
- the gate electrode layer comprises W and the barrier layer on the W layer comprises TaN.
- Polysilicon can be on top of the barrier layer to complete the gate electrode stack.
- the gate stack is patterned generally using plasma etching to define a patterned gate stack having exposed gate electrode sidewalls.
- the high-k dielectric generally remains substantially intact (near its deposited thickness, e.g. 1.5 to 3 nm) both under the gate stack and on the silicon surface lateral to the gate stack.
- the exposed gate electrode sidewalls generally include at least one refractory metal, such as W or Ta.
- the plasma etch process generally results in the formation of post-etch residuals, including post etch residues as described above which can deposit on the gate sidewalls.
- the substrate including the patterned gate electrode is exposed to a first clean step comprising and acid that substantially removes the post etch residues and etches the high-k dielectric generally sufficiently to result in the formation of a discontinuous layer having isolated patches of high-k dielectric material.
- the first clean step has sufficient selectivity to not measurably etch the gate electrode materials exposed on the sidewalls of the gate stack.
- the acid for the first clean can comprise acids that do not appreciably etch metals, such as sulfuric acid and phosphoric acid.
- the first clean generally also includes a fluoride.
- the chemistry for the first clean step is generally exclusive of peroxides, such as hydrogen peroxide.
- the first clean step is generally performed at a temperature of at least 40° C., such as in a temperature range of 60° C. to 120° C.
- Step 105 follows the first clean and comprise a first DI water rinse.
- the DI water clean can comprise megasonic agitation for at least a portion of its time.
- Step 106 comprises a second clean step.
- the second clean consists essentially of a fluoride, generally being a dilute fluoride solution, such as a 100:1 HF solution (volumes herein all expressed as concentrated solutions, unless noted otherwise).
- a function for the second clean step includes removing the high-k dielectric remaining after step 104 , which as described above may include high-k dielectric in the form of high-k metal/semiconductor assemblies on the semiconductor surface, such as Hf/Si assemblies in the case of a Hf comprising dielectric and a silicon surface. Such assemblies, if not removed, can act as implant masks for subsequent source/drain implants.
- the fluoride for the first clean step and second clean step are independently selectable from the group consisting of hydrogen fluoride (HF), ammonium fluoride, tetramethylammonium fluoride, ammonium hydrogen fluoride, fluoroboric acid and tetramethylammonium tetrafluoroborate.
- HF hydrogen fluoride
- ammonium fluoride tetramethylammonium fluoride
- tetramethylammonium fluoride ammonium hydrogen fluoride
- fluoroboric acid tetramethylammonium tetrafluoroborate
- the fluoride in the first clean comprises HF and the first clean further comprises DI water, wherein a volume ratio of the sulfuric acid, DI water and HF is A:B:1 wherein A is between 200 and 800 (typically 400), B is between 2 and 50 (typically 15).
- the fluoride in the second clean comprises HF, and the second clean comprises HF diluted from 50 to 150:1 with DI water, at a temperature between 20 and 30° C.
- FIG. 2A-C shows a series of cross sectional depictions depicting cross section after plasma etch of the gate stack, after the first wet clean step, and after the second wet clean step, respectively, according to an embodiment of the invention.
- FIG. 2A shows an exemplary cross sectional depiction after a plasma etch of a gate stack 240 comprising a patterned gate electrode stack 230 comprising filler layer 231 on barrier layer 232 on the gate electrode layer 233 , on a high-k dielectric material 208 that is formed on a substrate 201 .
- IARC Inorganic anti-reflective coating
- the high-k dielectric layer 208 is shown at the bottom of the gate stack 240 and on the semiconductor surface 215 lateral to the gate stack 240 .
- Post etch residue particles 211 are shown on the sidewalls of the patterned gate electrode stack 230 and on the surface of one high-k dielectric layer 208 .
- FIG. 2B shows an exemplary cross sectional depiction after the first wet clean step.
- the post etch residue particles 211 that had been on the sidewalls of the patterned gate electrode stack 230 are shown removed by the first wet clean, while the high-k dielectric layer on the silicon surface is thinned to the point it becomes a discontinuous layer comprising a plurality of patches 209 .
- FIG. 2C shows an exemplary cross sectional depiction after second wet clean step.
- the second wet clean step removes the residual high-k dielectric layer that had been shown as patches 209 in FIG. 2B , including high-k dielectric 209 that can be in the form of high-k metal/semiconductor assemblies.
- High-k metal/semiconductor assemblies can comprise HfSi comprising assemblies in the case of a Si surface or HfGe comprising assemblies in the case of a Ge surface.
- FIG. 3 shows a cross sectional depiction of an exemplary CMOS IC 300 after post gate etch clean processing according to an embodiment of the invention.
- Exemplary gate stacks are shown for both a PMOS device 370 formed in PMOS device region 320 and NMOS device 320 formed in NMOS device region 330 .
- Isolation region 340 is provided.
- the gate stack for PMOS device 370 comprises inorganic anti-reflective coating (IARC) 329 /polysilicon 328 /barrier metal layer 327 /metal gate layer comprising a silicidable metal (e.g. W) 326 /high-k dielectric layer 325 .
- IARC inorganic anti-reflective coating
- the gate stack for NMOS device 380 comprises IARC 329 /polysilicon 328 /barrier metal layer 327 /silicide gate layer (e.g. WSi 2 ) 336 /high-k dielectric layer 325 .
- Wafers having the PMOS gate stack shown in FIG. 3 without barrier metal layer 327 shown therein were prepared.
- the gate stack was formed by plasma etching a gate stack comprising a 2 nm thick layer of HfSiON gate dielectric 325 , a 10 nm thick W layer 326 , a polysilicon layer 328 that was a 50 nm thick polysilicon layer, and a 30 nm thick IARC layer 329 .
- Images were acquired and analyzed and particles counted using a KLA-2800 from KLA Instruments (KLA-Tencor Corporation, Milpitas, Calif. 95035) Metal levels for Hf were measured using TXRF and VPD-DC-ICPMS.
- the post plasma etch solution cleaning sequence comprised a first clean step comprising sulfuric acid:DI water: HF, a rinse, then a second clean step that comprised a 15 seconds dilute (100:1) HF, a rinse, and 5 minutes DI water with megasonic agitation.
- a ratio of sulfuric acid, DI water and HF was A:B:1 where A was between 400 and 800 and B was 0.
- the images obtained evidence a clean post gate etch surface without noticeable undercut of the gate stack films exposed including HFSiON, W, WSix and TaN.
- the concentration of Hf on the silicon surface was found to be consistently ⁇ 1 ⁇ 10 10 atoms/cm 2 , typically around the VPD-DC-ICPMS detection level of about 4.8 ⁇ 10 7 /cm 2 for Hf.
Abstract
Description
- The present invention relates to methods of forming integrated circuits (ICs) including MOS transistors, and more particularly to methods of forming ICs including metal gate and high-k dielectric comprising MOS transistors.
- The gate stack has historically been manufactured from polysilicon on a silicon dioxide or nitrided silicon oxide (SiON) gate dielectric. This gate stack is generally defined by a plasma etch process, which is known to generate post etch residuals. Following plasma etching to form the gate stack, a post gate etch clean is generally performed to remove the post etch residuals.
- A conventional post gate etch clean chemistry for such a gate stack comprises sulfuric acid (H2SO4)/hydrogen peroxide (H2O2)+DI water Rinse+ammonium hydroxide and hydrogen peroxide (known as SC-1)+a DI water Rinse. Whatever gate electrode materials are not etched by the H2SO4/H2O2 treatment are generally etched by the SC-1 solution.
- Recently, polysilicon has been replaced with metal and the silicon dioxide or SiON gate dielectric with a high-k dielectric material to improve transistor performance. For example, the metal gate electrode being a true electrical conductor suppresses the gate depletion layer of a MOS transistor. This changes the gate electrode/gate dielectric interface to metal on a high-k dielectric and introduces material compatibility issues that generally prevents using the conventional post gate etch clean chemistry described above.
- This Summary is provided to comply with 37 C.F.R. § 1.73, presenting a summary of the invention to briefly indicate the nature and substance of the invention. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.
- The Present Inventors have discovered dry etch processing of a metal comprising gate stack results in the formation of new dry etch generated residual materials, including certain residues that are generally based on the etch mask material (e.g. photoresist or spin on glass), wherein the residue(s) typically include species such as O, C, Si, and amines. Such residues are herein referred to as “post etch residues”. In addition, the Present Inventors have discovered that known post gate etch cleans generally result in significant undercutting of the metal comprising gate electrode(s) and the barrier metal(s), and are generally ineffective at removing substantially all the high-k dielectric on the semiconductor surface. Residual high-k dielectric on the semiconductor surface has been discovered to generally be in the form of “high-k metal/semiconductor assemblies” that can form during the high-k dielectric anneal (e.g. 900 to 1,000° C.) which generally follows after high-k dielectric deposition. In the case of a Hf comprising dielectric and a silicon surface, the high-k metal/semiconductor assemblies can comprise Hf and Si.
- In their search for a post high-k dielectric/metal gate clean that is suitable for a dry etched gate stack comprising a metal gate material and a high-k dielectric, the Present Inventors have discovered new multi-step wet etch methods for removing dry etch generated residues following dry (e.g. plasma) etching a gate stack comprising a metal comprising gate electrode and the high-k gate dielectric. The now multi-step wet etch methods have been found to be capable of removing high-k metal/semiconductor assemblies which may be present on the semiconductor surface after the day etch. Embodiments of the invention also generally result in little or no undercutting of metal gate electrode or the barrier metal.
- In one embodiment of the invention, a method for fabricating a CMOS integrated IC comprises providing a substrate (e.g. water) having a semiconductor surface, and forming a gate stack comprising a metal gate electrode on a metal comprising high-k dielectric layer on the semiconductor surface. Dry etching, such as plasma etching, is used to pattern the gate stack to define a patterned gate stack having exposed metal gate electrode sidewalls, wherein the dry etching forms post etch residuals which can deposit on the gate sidewalls. The substrate including the patterned gate electrode stack is then exposed to a solution cleaning sequence comprising a first clean step and a second clean step. The first clean step comprises a first acid and a fluoride for removing at least a portion of the post etch residuals and at least a portion of the high-k dielectric on the semiconductor surface. The first acid comprises an acid that does not appreciably etch metals, such as sulfuric acid or phosphoric acid. The first clean step has a high selectivity to avoid etching the exposed sidewalls of the gate electrode stack. As used herein, “high selectivity” for the first clean step refers to a post etch residual (s) to gate electrode stack etch selectivity of ≧50. A second clean follows after the first clean and consists essentially of a fluoride which is operable to remove residuals from the high-k dielectric layer on the semiconductor surface, such as in the form of high-k metal/semiconductor assemblies on the semiconductor surface.
-
FIG. 1 shows a flow diagram for a first method for fabricating CMOS ICs comprising devices having metal gate electrodes and high-k dielectrics including wet etch processing for removing dry gate etch generated residuals including post etch residues and high-k dielectric comprising materials on the semiconductor surface, according to an embodiment of the invention. -
FIG. 2A-C show a series of cross sectional depictions depicting cross sections after plasma etch of the gate stack, after the first wet clean step, and after the second wet clean step, respectively, according to an embodiment of the invention. -
FIG. 3 shows a cross sectional depiction of an exemplary CMOS IC after post gate etch clean processing according to embodiments of the invention. - The present invention is described with reference to the attached figures, wherein like reference numerals are used throughout the figures to designate similar or equivalent elements. The figures are not drawn to scale and they are provided merely to illustrate the instant invention. Several aspects of the invention are described below with reference to example applications for illustration. It should be understood that numerous specific details, relationships, and methods are set forth to provide a full understanding of the invention. One having ordinary skill in the relevant art, however, will readily recognize that the invention can be practiced without one or more of the specific details or with other methods. In other instances, well-known structures or operations are not shown in detail to avoid obscuring the invention. The present invention is not limited by the illustrated ordering of acts or events, as some acts may occur in different orders and/or concurrently with other acts or events. Furthermore, not all illustrated acts or events are required to implement a methodology in accordance with the present invention.
-
FIG. 1 shows a flow diagram for afirst method 100 for fabricating CMOS ICs comprising devices having metal gate electrodes and high-k dielectrics including wet etch processing for removing dry gate etch generated residuals including post etch residues and high-k dielectric comprising materials on the semiconductor surface, according to an embodiment of the invention.Step 101 comprises providing a substrate (e.g. wafer) having a semiconductor surface, such as a Si or a Ge surface.Step 102 comprises forming a gate stack comprising a metal comprising high-k dielectric layer on the semiconductor surface and at least one metal comprising gate electrode layer on the gate dielectric layer. The gate dielectric layer can comprise a metal comprising high-k dielectric layer, such as hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, lanthanum oxide, zirconium oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, or lead zinc niobate. The gate dielectric can comprise both Hf and Zr. In one particular embodiment the gate dielectric is a Hf comprising gate dielectric layer that comprises 1 nm to 5 nm of HfSiON, wherein the HfSiON comprises 30 to 60 at. % SiO2 and 2 to 20 at % N2. HfSiON can be formed by nitridizing HfSiO - The gate electrode layer can comprise at least one refractory metal. As known in the art, the five refractory metals comprise Tungsten (W), Molybdenum (Mo), Niobium (Nb), Tantalum (Ta), and Rhenium (Re). In one particular embodiment the gate electrode layer comprises W and the barrier layer on the W layer comprises TaN. Polysilicon can be on top of the barrier layer to complete the gate electrode stack.
- In
step 103, the gate stack is patterned generally using plasma etching to define a patterned gate stack having exposed gate electrode sidewalls. The high-k dielectric generally remains substantially intact (near its deposited thickness, e.g. 1.5 to 3 nm) both under the gate stack and on the silicon surface lateral to the gate stack. The exposed gate electrode sidewalls generally include at least one refractory metal, such as W or Ta. As described above, the plasma etch process generally results in the formation of post-etch residuals, including post etch residues as described above which can deposit on the gate sidewalls. - In
step 104, the substrate including the patterned gate electrode is exposed to a first clean step comprising and acid that substantially removes the post etch residues and etches the high-k dielectric generally sufficiently to result in the formation of a discontinuous layer having isolated patches of high-k dielectric material. The first clean step has sufficient selectivity to not measurably etch the gate electrode materials exposed on the sidewalls of the gate stack. The acid for the first clean can comprise acids that do not appreciably etch metals, such as sulfuric acid and phosphoric acid. The first clean generally also includes a fluoride. The chemistry for the first clean step is generally exclusive of peroxides, such as hydrogen peroxide. The first clean step is generally performed at a temperature of at least 40° C., such as in a temperature range of 60° C. to 120° C. - Step 105 follows the first clean and comprise a first DI water rinse. The DI water clean can comprise megasonic agitation for at least a portion of its time.
- Step 106 comprises a second clean step. The second clean consists essentially of a fluoride, generally being a dilute fluoride solution, such as a 100:1 HF solution (volumes herein all expressed as concentrated solutions, unless noted otherwise). A function for the second clean step includes removing the high-k dielectric remaining after
step 104, which as described above may include high-k dielectric in the form of high-k metal/semiconductor assemblies on the semiconductor surface, such as Hf/Si assemblies in the case of a Hf comprising dielectric and a silicon surface. Such assemblies, if not removed, can act as implant masks for subsequent source/drain implants. - The fluoride for the first clean step and second clean step are independently selectable from the group consisting of hydrogen fluoride (HF), ammonium fluoride, tetramethylammonium fluoride, ammonium hydrogen fluoride, fluoroboric acid and tetramethylammonium tetrafluoroborate.
- In one particular embodiment of the invention the fluoride in the first clean comprises HF and the first clean further comprises DI water, wherein a volume ratio of the sulfuric acid, DI water and HF is A:B:1 wherein A is between 200 and 800 (typically 400), B is between 2 and 50 (typically 15). In one particular embodiment of the invention the fluoride in the second clean comprises HF, and the second clean comprises HF diluted from 50 to 150:1 with DI water, at a temperature between 20 and 30° C.
-
FIG. 2A-C shows a series of cross sectional depictions depicting cross section after plasma etch of the gate stack, after the first wet clean step, and after the second wet clean step, respectively, according to an embodiment of the invention.FIG. 2A shows an exemplary cross sectional depiction after a plasma etch of agate stack 240 comprising a patternedgate electrode stack 230 comprisingfiller layer 231 onbarrier layer 232 on thegate electrode layer 233, on a high-k dielectric material 208 that is formed on asubstrate 201. Inorganic anti-reflective coating (IARC) 229 is shown on the top of thegate stack 240. The high-k dielectric layer 208 is shown at the bottom of thegate stack 240 and on thesemiconductor surface 215 lateral to thegate stack 240. Postetch residue particles 211 are shown on the sidewalls of the patternedgate electrode stack 230 and on the surface of one high-k dielectric layer 208. -
FIG. 2B shows an exemplary cross sectional depiction after the first wet clean step. The postetch residue particles 211 that had been on the sidewalls of the patternedgate electrode stack 230 are shown removed by the first wet clean, while the high-k dielectric layer on the silicon surface is thinned to the point it becomes a discontinuous layer comprising a plurality ofpatches 209. There is no noticeable undercut of thegate stack 240 resulting from the first clean step. -
FIG. 2C shows an exemplary cross sectional depiction after second wet clean step. The second wet clean step removes the residual high-k dielectric layer that had been shown aspatches 209 inFIG. 2B , including high-k dielectric 209 that can be in the form of high-k metal/semiconductor assemblies. High-k metal/semiconductor assemblies can comprise HfSi comprising assemblies in the case of a Si surface or HfGe comprising assemblies in the case of a Ge surface. As with the first clean step, there is no noticeable undercut of thegate stack 240 resulting from the second clean step. -
FIG. 3 shows a cross sectional depiction of anexemplary CMOS IC 300 after post gate etch clean processing according to an embodiment of the invention. Exemplary gate stacks are shown for both aPMOS device 370 formed inPMOS device region 320 andNMOS device 320 formed inNMOS device region 330.Isolation region 340 is provided. The gate stack forPMOS device 370 comprises inorganic anti-reflective coating (IARC) 329/polysilicon 328/barrier metal layer 327/metal gate layer comprising a silicidable metal (e.g. W) 326/high-k dielectric layer 325. Similarly, the gate stack forNMOS device 380 comprisesIARC 329/polysilicon 328/barrier metal layer 327/silicide gate layer (e.g. WSi2) 336/high-k dielectric layer 325. - The following non-limiting Examples serve to illustrate selected embodiments of the invention. It will be appreciated that variations in proportions and alternatives in elements of the components shown will be apparent to those skilled in the art and are within the scope of embodiments of the present invention.
- Wafers having the PMOS gate stack shown in
FIG. 3 withoutbarrier metal layer 327 shown therein were prepared. The gate stack was formed by plasma etching a gate stack comprising a 2 nm thick layer ofHfSiON gate dielectric 325, a 10 nmthick W layer 326, apolysilicon layer 328 that was a 50 nm thick polysilicon layer, and a 30 nmthick IARC layer 329. Images were acquired and analyzed and particles counted using a KLA-2800 from KLA Instruments (KLA-Tencor Corporation, Milpitas, Calif. 95035) Metal levels for Hf were measured using TXRF and VPD-DC-ICPMS. - The post plasma etch solution cleaning sequence comprised a first clean step comprising sulfuric acid:DI water: HF, a rinse, then a second clean step that comprised a 15 seconds dilute (100:1) HF, a rinse, and 5 minutes DI water with megasonic agitation. A ratio of sulfuric acid, DI water and HF was A:B:1 where A was between 400 and 800 and B was 0. The images obtained evidence a clean post gate etch surface without noticeable undercut of the gate stack films exposed including HFSiON, W, WSix and TaN. The concentration of Hf on the silicon surface was found to be consistently <1×1010 atoms/cm2, typically around the VPD-DC-ICPMS detection level of about 4.8×107/cm2 for Hf.
- While various embodiments of the present invention have been described above, it should be understood that they have been presented by way of example only, and not limitation. Numerous changes to the disclosed embodiments can be made in accordance with the disclosure herein without departing from the spirit or scope of the invention. Thus, the breadth and scope of the present invention should not be limited by any of the above described embodiments. Rather, the scope of the invention should be defined in accordance with the following claims and their equivalents.
- Although the invention has been illustrated and described with respect to one or more implementations, equivalent alterations and modifications will occur to others skilled in the art upon the reading and understanding of this specification and the annexed drawings. In addition, while a particular feature of the invention may have been disclosed with respect to only one of several implementations, such feature may be combined with one or more other features of the other implementations as may be desired and advantageous for any given or particular application.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. Furthermore, to the extent that the terms “including”, “includes”, “having”, “has”, “with”, or variants thereof are used in either the detailed description and/or the claims, such terms are intended to be inclusive in a manner similar to the term “comprising.”
- Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
- The Abstract of the Disclosure is provided to comply with 37 C.F.R. § 1.72(b), requiring an abstract that will allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the following claims.
Claims (17)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/344,421 US7732284B1 (en) | 2008-12-26 | 2008-12-26 | Post high-k dielectric/metal gate clean |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/344,421 US7732284B1 (en) | 2008-12-26 | 2008-12-26 | Post high-k dielectric/metal gate clean |
Publications (2)
Publication Number | Publication Date |
---|---|
US7732284B1 US7732284B1 (en) | 2010-06-08 |
US20100167519A1 true US20100167519A1 (en) | 2010-07-01 |
Family
ID=42226864
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/344,421 Active US7732284B1 (en) | 2008-12-26 | 2008-12-26 | Post high-k dielectric/metal gate clean |
Country Status (1)
Country | Link |
---|---|
US (1) | US7732284B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120100721A1 (en) * | 2009-06-25 | 2012-04-26 | Lam Research Ag | Method for treating a semiconductor wafer |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9269585B2 (en) | 2014-01-10 | 2016-02-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for cleaning metal gate surface |
KR102356356B1 (en) | 2017-05-31 | 2022-01-28 | 에스케이하이닉스 주식회사 | Cleaning composition and method for fabricating electronic device using the same |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6727187B2 (en) * | 2000-04-27 | 2004-04-27 | Renesas Technology Corp. | Fabrication method for semiconductor device |
US20050176604A1 (en) * | 2004-02-10 | 2005-08-11 | Kwang-Wook Lee | Corrosion-inhibiting cleaning compositions for metal layers and patterns on semiconductor substrates |
US7186657B2 (en) * | 2004-07-22 | 2007-03-06 | United Microelectronics Corp. | Method for patterning HfO2-containing dielectric |
US7192878B2 (en) * | 2005-05-09 | 2007-03-20 | United Microelectronics Corp. | Method for removing post-etch residue from wafer surface |
-
2008
- 2008-12-26 US US12/344,421 patent/US7732284B1/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6727187B2 (en) * | 2000-04-27 | 2004-04-27 | Renesas Technology Corp. | Fabrication method for semiconductor device |
US20050176604A1 (en) * | 2004-02-10 | 2005-08-11 | Kwang-Wook Lee | Corrosion-inhibiting cleaning compositions for metal layers and patterns on semiconductor substrates |
US7186657B2 (en) * | 2004-07-22 | 2007-03-06 | United Microelectronics Corp. | Method for patterning HfO2-containing dielectric |
US7192878B2 (en) * | 2005-05-09 | 2007-03-20 | United Microelectronics Corp. | Method for removing post-etch residue from wafer surface |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120100721A1 (en) * | 2009-06-25 | 2012-04-26 | Lam Research Ag | Method for treating a semiconductor wafer |
Also Published As
Publication number | Publication date |
---|---|
US7732284B1 (en) | 2010-06-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8993452B2 (en) | Method of patterning a metal gate of semiconductor device | |
US7271450B2 (en) | Dual-gate structure and method of fabricating integrated circuits having dual-gate structures | |
US8048810B2 (en) | Method for metal gate N/P patterning | |
US6667246B2 (en) | Wet-etching method and method for manufacturing semiconductor device | |
US7776757B2 (en) | Method of fabricating high-k metal gate devices | |
US5948702A (en) | Selective removal of TixNy | |
JP5247115B2 (en) | Selective removal of DyScO material in semiconductor devices | |
TWI393184B (en) | Method for photoresist pattern removal | |
TWI429025B (en) | Method for fabricating a semiconductor device and semiconductor device therefrom | |
US7759239B1 (en) | Method of reducing a critical dimension of a semiconductor device | |
US7785957B2 (en) | Post metal gate VT adjust etch clean | |
JP2008211182A (en) | Method of manufacturing cmos device having two work functions | |
US7790624B2 (en) | Methods for removing a metal-comprising material from a semiconductor substrate | |
US7160771B2 (en) | Forming gate oxides having multiple thicknesses | |
JP2000243856A (en) | Forming method of semiconductor device | |
US7732284B1 (en) | Post high-k dielectric/metal gate clean | |
US20110217833A1 (en) | Method of manufacturing a semiconductor device using an etchant | |
US7968443B2 (en) | Cross-contamination control for processing of circuits comprising MOS devices that include metal comprising high-K dielectrics | |
US8236475B2 (en) | Methods for removing a photoresist from a metal-comprising material | |
US20030153170A1 (en) | Method for cleaning semiconductor device and method for fabricating the same | |
US20100167518A1 (en) | Cross-contamination control for semiconductor process flows having metal comprising gate electrodes | |
JP2010238685A (en) | Method of manufacturing semiconductor device | |
JP4471986B2 (en) | Manufacturing method of semiconductor device | |
US20140273467A1 (en) | Polycrystalline-silicon etch with low-peroxide apm | |
CN115332177A (en) | Semiconductor structure and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TEXAS INSTRUMENTS INCORPORATED,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIRKPATRICK, BRIAN K.;CHOI, JINHAN;RILEY, DEBORAH J.;SIGNING DATES FROM 20081219 TO 20100422;REEL/FRAME:024296/0977 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |