US20100079645A1 - Cmos imager and system with selectively silicided gates - Google Patents
Cmos imager and system with selectively silicided gates Download PDFInfo
- Publication number
- US20100079645A1 US20100079645A1 US12/619,296 US61929609A US2010079645A1 US 20100079645 A1 US20100079645 A1 US 20100079645A1 US 61929609 A US61929609 A US 61929609A US 2010079645 A1 US2010079645 A1 US 2010079645A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- cmos imager
- pixel
- silicide
- coupled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 47
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 47
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 34
- 229920005591 polysilicon Polymers 0.000 claims description 34
- 229910052751 metal Inorganic materials 0.000 claims description 29
- 239000002184 metal Substances 0.000 claims description 29
- 238000009792 diffusion process Methods 0.000 claims description 24
- 230000004888 barrier function Effects 0.000 claims description 15
- 238000003860 storage Methods 0.000 claims description 10
- 238000005070 sampling Methods 0.000 claims description 8
- 230000002596 correlated effect Effects 0.000 claims description 7
- 238000002955 isolation Methods 0.000 claims description 7
- 239000003870 refractory metal Substances 0.000 claims description 5
- 238000006243 chemical reaction Methods 0.000 claims description 3
- 230000000875 corresponding effect Effects 0.000 claims 1
- 230000003287 optical effect Effects 0.000 claims 1
- 238000000034 method Methods 0.000 abstract description 26
- 239000011248 coating agent Substances 0.000 abstract description 2
- 238000000576 coating method Methods 0.000 abstract description 2
- 239000000758 substrate Substances 0.000 description 56
- 239000004065 semiconductor Substances 0.000 description 31
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 18
- 238000005229 chemical vapour deposition Methods 0.000 description 17
- 238000000151 deposition Methods 0.000 description 12
- 230000008569 process Effects 0.000 description 12
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 11
- 239000003990 capacitor Substances 0.000 description 11
- 239000012212 insulator Substances 0.000 description 11
- 229910052710 silicon Inorganic materials 0.000 description 11
- 239000010703 silicon Substances 0.000 description 11
- 238000005240 physical vapour deposition Methods 0.000 description 10
- 230000003647 oxidation Effects 0.000 description 9
- 238000007254 oxidation reaction Methods 0.000 description 9
- 235000012239 silicon dioxide Nutrition 0.000 description 9
- 239000000377 silicon dioxide Substances 0.000 description 9
- 229910052721 tungsten Inorganic materials 0.000 description 9
- 239000010937 tungsten Substances 0.000 description 9
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 8
- 238000007796 conventional method Methods 0.000 description 8
- 239000007943 implant Substances 0.000 description 8
- 150000002500 ions Chemical class 0.000 description 8
- 125000006850 spacer group Chemical group 0.000 description 8
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 7
- 229910017052 cobalt Inorganic materials 0.000 description 7
- 239000010941 cobalt Substances 0.000 description 7
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 7
- 230000008021 deposition Effects 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 7
- 238000003384 imaging method Methods 0.000 description 7
- 229910052719 titanium Inorganic materials 0.000 description 7
- 239000010936 titanium Substances 0.000 description 7
- 239000004020 conductor Substances 0.000 description 6
- 239000002019 doping agent Substances 0.000 description 6
- 229920002120 photoresistant polymer Polymers 0.000 description 6
- 229910052715 tantalum Inorganic materials 0.000 description 6
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 6
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 6
- 229910052787 antimony Inorganic materials 0.000 description 4
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 4
- 238000003491 array Methods 0.000 description 4
- 229910052785 arsenic Inorganic materials 0.000 description 4
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 4
- 239000005380 borophosphosilicate glass Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 4
- 230000010354 integration Effects 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- 229910052757 nitrogen Inorganic materials 0.000 description 4
- 239000005360 phosphosilicate glass Substances 0.000 description 4
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 3
- 238000009825 accumulation Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000000873 masking effect Effects 0.000 description 3
- 229910052750 molybdenum Inorganic materials 0.000 description 3
- 239000011733 molybdenum Substances 0.000 description 3
- 238000002161 passivation Methods 0.000 description 3
- 238000003672 processing method Methods 0.000 description 3
- -1 tungsten nitride Chemical class 0.000 description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 230000003321 amplification Effects 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 2
- 230000003750 conditioning effect Effects 0.000 description 2
- 238000013144 data compression Methods 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000003199 nucleic acid amplification method Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 229910052594 sapphire Inorganic materials 0.000 description 2
- 239000010980 sapphire Substances 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 230000006641 stabilisation Effects 0.000 description 2
- 238000011105 stabilization Methods 0.000 description 2
- 241000819554 Mendis Species 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000000779 depleting effect Effects 0.000 description 1
- 230000001066 destructive effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000010297 mechanical methods and process Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1462—Coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14603—Special geometry or disposition of pixel-elements, address-lines or gate-electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1462—Coatings
- H01L27/14623—Optical shielding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14687—Wafer level processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14689—MOS based technologies
Definitions
- the invention relates generally to improved semiconductor imaging devices and in particular to an imaging device which can be fabricated using a standard CMOS process. Particularly, the invention relates to a method for providing a silicide coating over the transistor gates used in a CMOS imager to improve the operating speed of the transistors.
- CCDs charge coupled devices
- photodiode arrays charge injection devices
- hybrid focal plane arrays CCDs
- CCDs are often employed for image acquisition and enjoy a number of advantages which makes it the incumbent technology, particularly for small size imaging applications.
- CCDs are also capable of large formats with small pixel size and they employ low noise charge domain processing techniques.
- CCD imagers also suffer from a number of disadvantages. For example, they are susceptible to radiation damage, they exhibit destructive read out over time, they require good light shielding to avoid image smear and they have a high power dissipation for large arrays.
- CCD arrays are difficult to integrate with CMOS processing in part due to a different processing technology and to their high capacitances, complicating the integration of on-chip drive and signal processing electronics with the CCD array. While there has been some attempts to integrate on-chip signal processing with the CCD array, these attempts have not been entirely successful. CCDs also must transfer an image by line charge transfers from pixel to pixel, requiring that the entire array be read out into a memory before individual pixels or groups of pixels can be accessed and processed. This takes time. CCDs may also suffer from incomplete charge transfer from pixel to pixel during charge transfer which also results in image smear.
- CMOS imagers Because of the inherent limitations in CCD technology, there is an interest in CMOS imagers for possible use as low cost imaging devices.
- a fully compatible CMOS sensor technology enabling a higher level of integration of an image array with associated processing circuits would be beneficial to many digital applications such as, for example, in cameras, scanners, machine vision systems, vehicle navigation systems, video telephones, computer input devices, surveillance systems, auto focus systems, star trackers, motion detection systems, image stabilization systems and data compression systems for high-definition television.
- CMOS imagers have a low voltage operation and low power consumption; CMOS imagers are compatible with integrated on-chip electronics (control logic and timing, image processing, and signal conditioning such as A/D conversion); CMOS imagers allow random access to the image data; and CMOS imagers have lower fabrication costs as compared with the conventional CCD since standard CMOS processing techniques can be used. Additionally, low power consumption is achieved for CMOS imagers because only one row of pixels at a time needs to be active during the readout and there is no charge transfer (and associated switching) from pixel to pixel during image acquisition. On-chip integration of electronics is particularly advantageous because of the potential to perform many signal conditioning functions in the digital domain (versus analog signal processing) as well as to achieve a reduction in system size and cost.
- a CMOS imager circuit includes a focal plane array of pixel cells, each one of the cells including either a photogate, photoconductor or a photodiode overlying a substrate for accumulating photo-generated charge in the underlying portion of the substrate.
- a readout circuit is connected to each pixel cell and includes at least an output field effect transistor formed in the substrate and a charge transfer section formed on the substrate adjacent the photogate, photoconductor or photodiode having a sensing node, typically a floating diffusion node, connected to the gate of an output transistor.
- the imager may include at least one electronic device such as a transistor for transferring charge from the underlying portion of the substrate to the floating diffusion node and one device, also typically a transistor, for resetting the node to a predetermined charge level prior to charge transference.
- the active elements of a pixel cell perform the necessary functions of (1) photon to charge conversion; (2) accumulation of image charge; (3) transfer of charge to the floating diffusion node accompanied by charge amplification; (4) resetting the floating diffusion node to a known state before the transfer of charge to it; (5) selection of a pixel for readout; and (6) output and amplification of a signal representing pixel charge.
- Photo charge may be amplified when it moves from the initial charge accumulation region to the floating diffusion node.
- the charge at the floating diffusion node is typically converted to a pixel output voltage by a source follower output transistor.
- the photosensitive element of a CMOS imager pixel is typically either a depleted p-n junction photodiode or a field induced depletion region beneath a photogate, or a photoconductor.
- image lag can be eliminated by completely depleting the photodiode upon readout.
- CMOS imagers of the type discussed above are generally known as discussed, for example, in Nixon et al., “256 ⁇ 256 CMOS Active Pixel Sensor Camera-on-a-Chip,” IEEE Journal of Solid-State Circuits, Vol. 31(12) pp. 2046-2050, 1996; Mendis et al, “CMOS Active Pixel Image Sensors,” IEEE Transactions on Electron Devices, Vol. 41(3) pp. 452-453, 1994 as well as U.S. Pat. No. 5,708,263 and U.S. Pat. No. 5,471,515, which are herein incorporated by reference.
- CMOS imaging circuit includes a photogate for accumulating photo-generated charge in an underlying portion of the substrate.
- CMOS imager may include a photodiode or other image to charge converting device, in lieu of a photogate, as the initial accumulator for photo-generated charge.
- FIG. 1 shows a simplified circuit for a pixel of an exemplary CMOS imager using a photogate and having a pixel photodetector circuit 14 and a readout circuit 60 .
- FIG. 1 shows the circuitry for operation of a single pixel, that in practical use there will be an M ⁇ N array of pixels arranged in rows and columns with the pixels of the array accessed using row and column select circuitry, as described in more detail below.
- the photodetector circuit 14 is shown in part as a cross-sectional view of a semiconductor substrate 16 typically a p-type silicon, having a surface well of p-type material 20 .
- An optional layer 18 of p-type material may be used if desired, but is not required.
- Substrate 16 may be formed of, for example, Si, SiGe, Ge, and GaAs.
- the entire substrate 16 is p-type doped silicon substrate and may contain a surface p-well 20 (with layer 18 omitted), but many other options are possible, such as, for example p on p-substrates, p on p+substrates, p-wells in n-type substrates or the like.
- wafer or substrate used in the description includes any semiconductor-based structure having an exposed surface in which to form the circuit structure used in the invention.
- Wafer and substrate are to be understood as including, silicon-on-insulator (SOI) technology, silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures.
- SOI silicon-on-insulator
- SOS silicon-on-sapphire
- doped and undoped semiconductors silicon-on-insulator
- epitaxial layers of silicon supported by a base semiconductor foundation and other semiconductor structures.
- previous process steps may have been utilized to form regions/junctions in the base semiconductor structure or foundation.
- An insulating layer 22 such as, for example, silicon dioxide is formed on the upper surface of p-well 20 .
- the p-type layer may be a p-well formed in substrate 16 .
- a photogate 24 thin enough to pass radiant energy or of a material which passes radiant energy is formed on the insulating layer 22 .
- the photogate 24 receives an applied control signal PG which causes the initial accumulation of pixel charges in n+ region 26 .
- the n+ type region 26 adjacent one side of photogate 24 , is formed in the upper surface of p-well 20 .
- a transfer gate 28 is formed on insulating layer 22 between n+ type region 26 and a second n+ type region 30 formed in p-well 20 .
- the n+ regions 26 and 30 and transfer gate 28 form a charge transfer transistor 29 which is controlled by a transfer signal TX.
- the n+ region 30 is typically called a floating diffusion region. It is also a node for passing charge accumulated thereat to the gate of an amplifying transistor, such as source follower transistor 36 described below.
- a reset gate 32 is also formed on insulating layer 22 adjacent and between n+ type region 30 and another n+ region 34 which is also formed in p-well 20 .
- the reset gate 32 and n+ regions 30 and 34 form a reset transistor 31 which is controlled by a reset signal RST.
- the n+ type region 34 is coupled to voltage source VDD, e.g., 5 volts.
- the transfer and reset transistors 29 , 31 are n-channel transistors as described in this implementation of a CMOS imager circuit in a p-well. It should be understood that it is possible to implement a CMOS imager in an n-well in which case each of the transistors would be p-channel transistors. It should also be noted that while FIG. 1 shows the use of a transfer gate 28 and associated transistor 29 , this structure provides advantages, but is not required.
- Photodetector circuit 14 also includes two additional n-channel transistors, source follower transistor 36 and row select transistor 38 .
- Transistors 36 , 38 are coupled in series, source to drain, with the source of transistor 36 also coupled over lead 40 to voltage source VDD and the drain of transistor 38 coupled to a lead 42 .
- the drain of row select transistor 38 is connected via conductor 42 to the drains of similar row select transistors for other pixels in a given pixel row.
- a load transistor 39 is also coupled between the drain of transistor 38 and a voltage source VSS, e.g. 0 volts.
- Transistor 39 is kept on by a signal VLN applied to its gate.
- the imager includes a readout circuit 60 which includes a signal sample and hold (S/H) circuit including a S/H n-channel field effect transistor 62 and a signal storage capacitor 64 connected to the source follower transistor 36 through row transistor 38 .
- the other side of the capacitor 64 is connected to a source voltage VSS.
- the upper side of the capacitor 64 is also connected to the gate of a p-channel output transistor 66 .
- the drain of the output transistor 66 is connected through a column select transistor 68 to a signal sample output node VOUTS and through a load transistor 70 to the voltage supply VDD.
- a signal called “signal sample and hold” (SHS) briefly turns on the S/H transistor 62 after the charge accumulated beneath the photogate electrode 24 has been transferred to the floating diffusion node 30 and from there to the source follower transistor 36 and through row select transistor 38 to line 42 , so that the capacitor 64 stores a voltage representing the amount of charge previously accumulated beneath the photogate electrode 24 .
- SHS signal sample and hold
- the readout circuit 60 also includes a reset sample and hold (S/H) circuit including a S/H transistor 72 and a signal storage capacitor 74 connected through the S/H transistor 72 and through the row select transistor 38 to the source of the source follower transistor 36 .
- the other side of the capacitor 74 is connected to the source voltage VSS.
- the upper side of the capacitor 74 is also connected to the gate of a p-channel output transistor 76 .
- the drain of the output transistor 76 is connected through a p-channel column select transistor 78 to a reset sample output node VOUTR and through a load transistor 80 to the supply voltage VDD.
- a signal called “reset sample and hold” (SHR) briefly turns on the S/H transistor 72 immediately after the reset signal RST has caused reset transistor 31 to turn on and reset the potential of the floating diffusion node 30 , so that the capacitor 74 stores the voltage to which the floating diffusion node 30 has been reset.
- the readout circuit 60 provides correlated sampling of the potential of the floating diffusion node 30 , first of the reset charge applied to node 30 by reset transistor 31 and then of the stored charge from the photogate 24 .
- the two samplings of the diffusion node 30 charges produce respective output voltages VOUTR and VOUTS of the readout circuit 60 .
- These voltages are then subtracted (VOUTS-VOUTR) by subtractor 82 to provide an output signal terminal 81 which is an image signal independent of pixel to pixel variations caused by fabrication variations in the reset voltage transistor 31 which might cause pixel to pixel variations in the output signal.
- FIG. 2 illustrates a block diagram for a CMOS imager having a pixel array 200 with each pixel cell being constructed in the manner shown by element 14 of FIG. 1 .
- Pixel array 200 comprises a plurality of pixels arranged in a predetermined number of columns and rows. The pixels of each row in array 200 are all turned on at the same time by a row select line, e.g., line 86 , and the pixels of each column are selectively output by a column select line, e.g., line 42 . A plurality of rows and column lines are provided for the entire way 200 .
- the row lines are selectively activated by the row driver 210 in response to row address decoder 220 and the column select lines are selectively activated by the column driver 260 in response to column address decoder 270 .
- a row and column address is provided for each pixel.
- the CMOS imager is operated by the control circuit 250 which controls address decoders 220 , 270 for selecting the appropriate row and column lines for pixel readout, and row and column driver circuitry 210 , 260 which apply driving voltage to the drive transistors of the selected row and column lines.
- FIG. 3 shows a simplified timing diagram for the signals used to transfer charge out of photodetector circuit 14 of the FIG. 1 CMOS imager.
- the photogate signal PG is nominally set to 5V and pulsed from 5V to 0V during integration.
- the reset signal RST is nominally set at 2.5V.
- the process is begun at time to by briefly pulsing reset voltage RST to 5V.
- the RST voltage which is applied to the gate 32 of reset transistor 31 , causes transistor 31 to turn on and the floating diffusion node 30 to charge to the VDD voltage present at n+ region 34 (less the voltage drop Vth of transistor 31 ). This resets the floating diffusion node 30 to a predetermined voltage (VDD-Vth).
- the charge on floating diffusion node 30 is applied to the gate of the source follower transistor 36 to control the current passing through transistor 38 , which has been turned on by a row select (ROW) signal, and load transistor 39 .
- This current is translated into a voltage on line 42 which is next sampled by providing a SHR signal to the S/H transistor 72 which charges capacitor 74 with the source follower transistor output voltage on line 42 representing the reset charge present at floating diffusion node 30 .
- the PG signal is next pulsed to 0 volts, causing charge to be collected in n+ region 26 .
- a transfer gate voltage TX similar to the reset pulse RST, is then applied to transfer gate 28 of transistor 29 to cause the charge in n+ region 26 to transfer to floating diffusion node 30 .
- the transfer gate voltage TX may be pulsed or held to a fixed DC potential.
- the transfer gate voltage TX must be pulsed.
- the new output voltage on line 42 generated by source follower transistor 36 current is then sampled onto capacitor 64 by enabling the sample and hold switch 62 by signal SHS.
- the column select signal is next applied to transistors 68 and 70 and the respective charges stored in capacitors 64 and 74 are subtracted in subtractor 82 to provide a pixel output signal at terminal 81 .
- CMOS imagers may dispense with the transfer gate 28 and associated transistor 29 , or retain these structures while biasing the transfer transistor 29 to an always “on” state.
- CMOS imager The operation of the charge collection of the CMOS imager is known in the art and is described in several publications such as Mendis et al., “Progress in CMOS Active Pixel Image Sensors,” SPIE Vol. 2172, pp. 19-29 1994; Mendis et al., “CMOS Active Pixel Image Sensors for Highly Integrated Imaging Systems,” IEEE Journal of Solid State Circuits, Vol. 32(2), 1997; and Eric R., Fossum, “CMOS Image Sensors: Electronic Camera on a Chip,” IEDM Vol. 95 pages 17-25 (1995) as well as other publications. These references are incorporated herein by reference.
- the desire to incorporate a silicide over the gate stack to improve speed was hampered by the undesirable effect the silicide layer had on the photogate. If the photogate is covered by a silicide layer, the collection of charge is inhibited by the blocking of light by the silicide layer. It is for this reason that photogate type devices have not been able to use a silicide gate stack. Since the size of the pixel electrical signal is very small due to the collection of photons in the photo array, the signal to noise ratio of the pixel should be as high as possible within a pixel. Accordingly, all possible charge should be collected by the photocollection device.
- the present invention provides an imaging device formed as a CMOS integrated circuit using a standard CMOS process.
- the invention relates to a method for providing a more conductive layer, such as a silicide or a barrier/metal layer, incorporated into the transistor gates of a CMOS imager to improve the speed of the transistor gates, but selectively removing the silicide or barrier/metal from a photogate to prevent blockage of the photogate.
- FIG. 1 is a representative circuit of a CMOS imager.
- FIG. 2 is a block diagram of a CMOS active pixel sensor chip.
- FIG. 3 is a representative timing diagram for the CMOS imager.
- FIG. 4 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing.
- FIG. 5 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent to FIG. 4 .
- FIG. 6 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent to FIG. 5 .
- FIG. 7 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing according to a further embodiment of the present invention.
- FIG. 8 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent to FIG. 7 .
- FIG. 9 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent to FIG. 8 .
- FIG. 10 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent to FIG. 9 .
- FIG. 11 illustrates a partially cut away side view of a portion of a semiconductor CMOS, imager wafer subsequent to FIG. 10 .
- FIG. 12 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing according to a second embodiment of the present invention.
- FIG. 13 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent to FIG. 12 .
- FIG. 14 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent to FIG. 13 .
- FIG. 15 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing according to a third embodiment of the present invention.
- FIG. 16 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent to FIG. 15 .
- FIG. 17 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent to FIG. 16 .
- FIG. 18 is an illustration of a computer system having a CMOS imager according to the present invention.
- wafer and substrate are to be understood as including silicon-on-insulator (SOI) or silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures.
- SOI silicon-on-insulator
- SOS silicon-on-sapphire
- doped and undoped semiconductors epitaxial layers of silicon supported by a base semiconductor foundation
- previous process steps may have been utilized to form regions or junctions in the base semiconductor structure or foundation.
- the semiconductor need not be silicon-based, but could be based on silicon-germanium, germanium, or gallium arsenide.
- pixel refers to a picture element unit cell containing a photosensor and transistors for converting electromagnetic radiation to an electrical signal.
- a representative pixel is illustrated in the figures and description herein, and typically fabrication of all pixels in an imager will proceed simultaneously in a similar fashion.
- the following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.
- FIG. 4 This figure shows a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing according to a first aspect of the present invention.
- the imager includes a substrate 310 preferably doped to a first conductivity type.
- the substrate 310 is a well doped to a p-type conductivity, i.e., a p-well.
- Substrate 310 has an n-doped region 316 therein for photocollection.
- An insulating layer 315 is formed over the substrate 310 .
- the insulating layer is preferably a silicon dioxide grown on the substrate 310 by conventional means such as thermal oxidation of silicon.
- the substrate 310 has field oxide regions 341 formed using the Local Oxidation of Silicon (LOCOS) process to surround and isolate the cells which may be formed by thermal oxidation. While the invention is described with reference to LOCOS formed field oxide regions 341 , it should be understood that the field oxide regions may be formed with shallow trench isolation (STI).
- LOCOS Local Oxidation of Silicon
- a photogate 340 , a transfer gate 350 and a reset gate 360 have been fabricated over the insulating layer 315 .
- the gates 340 , 350 , 360 include a doped polysilicon layer 320 covered by a more conductive layer such as a barrier/metal layer or silicide layer 325 or refractory metal silicide or barrier metal, if desired, according to conventional methods.
- the silicide is a tungsten, titanium, tantalum, molybdenum or cobalt silicide.
- the barrier metal may be those such as titanium nitride, tungsten nitride or the like.
- the barrier metal is formed of a TiN/W, WN x /W or WN x .
- the doped polysilicon layers 320 may be formed by conventional methods, such as chemical vapor deposition (CVD).
- Conductive layer 325 of titanium, tantalum, cobalt or tungsten is then deposited using a chemical vapor deposition (CVD), sputtering or a physical vapor deposition (PVD) of the silicide or a CVD or PVD deposition of the metal followed by a thermal step to cause the metal to react with the underlying polysilicon to form the metal silicide.
- the wafer is then annealed at approximately 600° C. to about 800° C. for approximately 30 seconds in a nitrogen environment to react with a portion of the polysilicon layer 320 to form conductive layer 325 .
- the conductive layer 325 is formed by depositing WSi x over the doped polysilicon layers 320 .
- the WSi x may be deposited onto the doped polysilicon layers 320 by conventional methods such as CVD.
- Photoresist is then used to define features 340 , 350 , 360 and the silicide and polysilicon layers and etched, preferably using a dry etch that stops in the underlying gate oxide. The resist is stripped and the wafer is shown in FIG. 4 .
- the substrate is then patterned, exposing the photogate, and the conductive layer 325 is removed from the photogate 340 by a wet or dry etch to arrive at the device as shown in FIG. 5 .
- the conductive layer 325 remains over both the transfer gate 350 and the reset gate 360 after the pattern mask is removed. This process improves the speed of the fabricated transistor gates by depositing a conductive layer on these gates while the process removes the conductive layer from the photogate 340 to prevent blockage of the photo-generated charge.
- the transistor gates 350 , 360 have the desired speed due to the presence of the silicide but the area of the photogate 340 is not shielded by the silicide.
- Spacers 324 are formed along the sides of the gate stacks 340 , 350 , 360 as shown in FIG. 6 .
- the spacers 324 may be formed of TEOS (tetraethyloxysilicate) or silicon nitride using conventional deposition and etch back technique.
- a resist and mask (not shown) are used to shield areas of the substrate 310 that are not to be doped.
- the doped regions 312 , 314 , 318 are then formed in the substrate 310 .
- the doped regions 312 , 314 , 318 are doped to a second conductivity type, which for exemplary purposes will be considered to be n-type.
- the doping level of the doped regions 312 , 314 , 318 may be different but for process simplicity could all be heavily n+ doped with arsenic, antimony of phosphorous at an implant dose of from about 1 ⁇ 10 15 ions/cm 2 to about 1 ⁇ 10 16 ions/cm 2 . There may be other implants (not shown) to set transistor threshold voltages, provide short channel punch-through protection, provide improved field isolation, etc. as is known in the art.
- the photosensor cell is essentially complete at this stage, and conventional processing methods may then be used to form contacts and wiring to connect gate lines and other connections in the pixel cell.
- the entire surface may then be covered with a passivation layer of, e.g., silicon dioxide, BPSG, PSG, BSG or the like which is CMP planarized and etched to provide contact holes, which are then metallized to provide contacts to the photogate, reset gate, and transfer gate.
- a passivation layer e.g., silicon dioxide, BPSG, PSG, BSG or the like which is CMP planarized and etched to provide contact holes, which are then metallized to provide contacts to the photogate, reset gate, and transfer gate.
- Conventional multiple layers of conductors and insulators may also be used to interconnect the structures in the manner shown in FIG. 1 .
- FIG. 7 This figure shows a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing according to a second embodiment of the present invention.
- the imager includes a p-well substrate 310 having n-doped region 316 therein for photocollection.
- An insulating layer 315 is formed over the substrate 310 .
- the insulating layer is preferably a silicon dioxide grown on the substrate 310 by conventional means such as thermal oxidation of silicon.
- the substrate 310 has field oxide regions 341 formed to surround and isolate the cells which may be formed by thermal oxidation of silicon using the LOCOS process.
- a doped polysilicon layer 320 may be formed by conventional methods, such as chemical vapor deposition (CVD) over the insulating layer 315 .
- a photogate insulator 342 grown or deposited over layer 320 and is patterned over the polysilicon layer 320 above n-doped region 316 as shown in FIG. 7 .
- a metal layer 326 of titanium or cobalt is then deposited using CVD or PVD technique, preferably sputtering.
- the wafer is then annealed at approximately 600° C. to about 800° C. for approximately 30 seconds in a nitrogen environment to react with a portion of the polysilicon layer 320 to form conductive layer 325 .
- the unreacted metal layer 326 over insulating regions such as 342 is then removed to arrive at the structure shown in FIG. 9 .
- a resist and mask (not shown) is then applied to the substrate 310 and the wafer is patterned and the silicide and polysilicon layers are etched to form transfer gate 350 and reset gate 360 over the substrate 310 as shown in FIG. 10 . While the photogate insulation 342 does not have to be removed, it may be removed if desired. FIG. 10 shows the insulator 342 left in place.
- the gates 350 and 360 include the doped polysilicon layer 320 covered by conductive layer 325 .
- the conductive layer 325 is selectively removed from the substrate 310 as shown in FIG. 10 by a wet or dry etch or other chemical and/or mechanical methods in regions not protected by the patterned photoresist.
- the conductive layer 325 remains over both the transfer gate 350 and the reset gate 360 after the pattern mask is removed. This process improves the speed of the transistor gates by depositing a silicide layer on these gates while the process selectively prevents silicide from forming over the photogate region 340 by using a patterned insulating layer 342 to prevent blockage of the photo-generated charge.
- the transistor gates 350 , 360 have the desired speed due to the presence of the silicide but the area of the photogate 340 is not shielded by the silicide.
- Spacers 324 are formed along the sides of the gate stacks 340 , 350 , 360 as shown in FIG. 11 .
- the spacers 324 may be formed of any insulator such as oxide or nitride using conventional deposition and anisotropic etch back technique.
- a resist and mask (not shown) is further used to shield areas of the substrate 310 that are not to be doped.
- the doped regions 312 , 314 , 318 are then formed in the substrate 310 .
- the doped regions 312 , 314 , 318 are doped to a second conductivity type, which for exemplary purposes will be considered to be n-type.
- the doping level of the doped regions 312 may vary but preferably are heavily n+ doped with arsenic, antimony of phosphorous at a dopant concentration level of from about 1 ⁇ 10 15 ions/cm 2 to about 1 ⁇ 10 16 ions/cm 2 .
- Separate masking photoresist layers may be used to implant regions 312 , 314 , 318 to differing dopant concentrations or a single mask may be used to implant them all the same concentration.
- the photosensor cell is essentially complete at this stage, and conventional processing methods may then be used to form contacts and wiring to connect gate lines and other connections in the pixel cell.
- the entire surface may then be covered with a passivation layer of, e.g., silicon dioxide, BPSG, PSG, BSG or the like which is CMP planarized and etched to provide contact holes, which are then metallized to provide contacts to the photogate, reset gate, and transfer gate.
- a passivation layer e.g., silicon dioxide, BPSG, PSG, BSG or the like which is CMP planarized and etched to provide contact holes, which are then metallized to provide contacts to the photogate, reset gate, and transfer gate.
- Conventional multiple layers of conductors and insulators may also be used to interconnect the structures in the manner shown in FIG. 1 .
- FIG. 12 This figure shows a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing according to a second embodiment of the present invention.
- the imager includes a substrate 310 preferably doped to a first conductivity type.
- the substrate 310 is a well doped to a p-type conductivity; i.e., a p-well.
- Substrate 310 has an n-doped region 316 therein for photocollection.
- An insulating layer 315 is formed over the substrate 310 .
- the insulating layer is preferably a silicon dioxide grown on the substrate 310 by conventional means such as thermal oxidation of silicon.
- the substrate 310 has field oxide regions 341 formed using the LOCOS process to surround and isolate the cells which may be formed by thermal oxidation. While the invention is described with reference to LOCOS formed field oxide regions 341 , it should be understood that the field oxide regions may be formed using replaced with shallow trench isolation (STI).
- STI shallow trench isolation
- a photogate 340 , a transfer gate 350 and a reset gate 360 have been fabricated over the insulating layer 315 .
- the gates 340 , 350 , 360 include a doped polysilicon layer 320 covered by a more conductive layer such as a barrier/metal layer or silicide layer 325 .
- the silicide is a tungsten, titanium, tantalum, molybdenum or cobalt silicide.
- the barrier metal may be those such as titanium nitride, tungsten nitride or the like.
- the barrier metal is formed of a TiN/W, WN x /W or WN x .
- the doped polysilicon layers 320 may be formed by conventional methods as described above.
- Conductive layer 325 of titanium, tantalum, cobalt or tungsten is then deposited using a chemical vapor deposition (CVD) or a physical vapor deposition (PVD) of the silicide or a CVD or PVD deposition of the metal followed by a thermal step to cause the metal to react with the underlying polysilicon to form the metal silicide.
- the wafer is then annealed at approximately 600° C. to about 800° C. for approximately 30 seconds in a nitrogen environment to react with a portion of the polysilicon layer 320 to form conductive layer 325 .
- the excess metal is then removed.
- the conductive layer 325 is formed by depositing WSi x over the doped polysilicon layers 320 .
- the WSi x may be deposited onto the doped polysilicon layers 320 by conventional methods such as CVD.
- a photoresist layer 351 is formed and patterned over photogate 340 .
- the conductive layer 325 is removed from the photogate 340 by a wet or dry etch to arrive at the device as shown in FIG. 13 .
- the conductive layer ring 325 remaining after removal of conductive layer 325 over photogate 340 allows a light shield to be aligned over the array while allowing light to pass to the photogate 340 .
- Spacers 324 are formed along the sides of the gate stacks 340 , 350 , 360 and the conductive layer ring 325 remaining after etching over the photogate 340 ′ as shown in FIG. 14 .
- the spacers 324 may be formed of any insulator such as oxide or nitride using conventional deposition and anisotropic etch back technique.
- a resist and mask (not shown) is further used to shield areas of the substrate 310 that are not to be doped.
- the doped regions 312 , 314 , 318 are then formed in the substrate 310 .
- the doped regions 312 , 314 , 318 are doped to a second conductivity type, which for exemplary purposes will be considered to be n-type.
- the doping level of the doped regions 312 may vary but preferably are heavily n+ doped with arsenic, antimony of phosphorous at a dopant concentration level of from about 1 ⁇ 10 15 ions/cm 2 to about 1 ⁇ 10 16 ions/cm 2 .
- Separate masking photoresist layers may be used to implant regions 312 , 314 , 318 to differing dopant concentrations or a single mask may be used to implant them all the same concentration.
- the photosensor cell is essentially complete at this stage, and conventional processing methods may then be used to form contacts and wiring to connect gate lines and other connections in the pixel cell.
- the entire surface may then be covered with a passivation layer of, e.g., silicon dioxide, BPSG, PSG, BSG or the like which is CMP planarized and etched to provide contact holes, which are then metallized to provide contacts to the photogate, reset gate, and transfer gate.
- a passivation layer e.g., silicon dioxide, BPSG, PSG, BSG or the like which is CMP planarized and etched to provide contact holes, which are then metallized to provide contacts to the photogate, reset gate, and transfer gate.
- Conventional multiple layers of conductors and insulators may also be used to interconnect the structures in the manner shown in FIG. 1 .
- FIG. 15 This figure shows a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing according to a third embodiment of the present invention.
- the imager includes a substrate 310 preferably doped to a first conductivity type.
- the substrate 310 is a well doped to a p-type conductivity, i.e., a p-well.
- Substrate 310 has an n-doped region 316 therein for photocollection.
- An insulating layer 315 is formed over the substrate 310 .
- the insulating layer is preferably a silicon dioxide grown on the substrate 310 by conventional means such as thermal oxidation of silicon.
- the substrate 310 has field oxide regions 341 formed using the LOCOS process to surround and isolate the cells which may be formed by thermal oxidation. While the invention is described with reference to LOCOS formed field oxide regions 341 , it should be understood that the field oxide regions may be formed using replaced with shallow trench isolation (STI).
- STI shallow trench isolation
- a photogate 340 , a transfer gate 350 and a reset gate 360 have been fabricated over the insulating layer 315 .
- the gates 340 , 350 , 360 include a doped polysilicon layer 320 covered by a more conductive layer such as a barrier/metal layer or silicide layer 325 .
- the silicide is a tungsten, titanium, tantalum, molybdenum or cobalt silicide.
- the barrier metal may be those such as titanium nitride, tungsten nitride or the like.
- the barrier metal is formed of a TiN/W, WN x /W or WN x .
- the doped polysilicon layers 320 may be formed by conventional methods as described above.
- Conductive layer 325 of titanium, tantalum, cobalt or tungsten is then deposited using a chemical vapor deposition (CVD) or a physical vapor deposition (PVD) of the silicide or a CVD or PVD deposition of the metal followed by a thermal step to cause the metal to react with the underlying polysilicon to form the metal silicide.
- the wafer is then annealed at approximately 600° C. to about 800° C. for approximately 30 seconds in a nitrogen environment to react with a portion of the polysilicon layer 320 to form conductive layer 325 .
- the excess metal is then removed.
- the conductive layer 325 is formed by depositing WSi x over the doped polysilicon layers 320 .
- the WSi x may be deposited onto the doped polysilicon layers 320 by conventional methods such as CVD.
- Spacers 324 are formed along the sides of the gate stacks 340 , 350 , 360 and the conductive layer ring 325 remaining after etching over the photogate 340 , transfer gate 350 and reset gate 360 .
- the spacers 324 may be formed of any insulator such as oxide or nitride using conventional deposition and anisotropic etch back technique.
- a resist and mask (not shown) is further used to shield areas of the substrate 310 that are not to be doped.
- the doped regions 312 , 314 , 318 are then formed in the substrate 310 .
- the doped regions 312 , 314 , 318 are doped to a second conductivity type, which for exemplary purposes will be considered to be n-type.
- the doping level of the doped regions 312 may vary but preferably are heavily n+ doped with arsenic, antimony of phosphorous at a dopant concentration level of from about 1 ⁇ 10 15 ions/cm 2 to about 1 ⁇ 10 16 ions/cm 2 .
- Separate masking photoresist layers may be used to implant regions 312 , 314 , 318 to differing dopant concentrations or a single mask may be used to implant them all the same concentration.
- a resist and mask (not shown) is used to form insulating layer 370 over substrate 310 .
- the insulating layer 370 is formed such that the insulating layer aligns with the remaining conductive layer 325 as shown in FIG. 16 .
- the insulating layer 370 may be formed of any type of insulating material, such as an oxide or nitride.
- a light shield 374 is then deposited over insulating layer 374 .
- the light shield layer may be formed of any conventionally known light blocking material.
- the wafer is then patterned with resist to clear resist over the photogate 340 and wherever a subsequent contact is desired.
- the light shield 374 , insulating layer 370 and conductor 325 are all etched sequentially with a single resist patterning. The resist is stripped and the wafer is as shown in FIG. 16 .
- a translucent or transparent insulating layer 380 is then deposited over the substrate.
- the substrate is optionally planarized using CMP or spin-on-glass (SOG).
- Contact holes 382 are formed in insulating layer 380 to arrive at the structure shown in FIG. 17 .
- Insulating layer 380 may be formed of, for example, silicon dioxide, BPSG, PSG, BSG, SOG or the like which is CMP planarized and etched to provide contact holes 382 , which are then metallized to provide contacts to the photogate 340 , reset gate 350 , and transfer gate 360 .
- Conventional multiple layers of conductors and insulators may also be used to interconnect the structures in the manner shown in FIG. 1 .
- a typical processor based system which includes a CMOS imager device according to the present invention is illustrated generally at 400 in FIG. 18 .
- a processor based system is exemplary of a system having digital circuits which could include CMOS imager devices. Without being limiting, such a system could include a computer system, camera system, scanner, machine vision, vehicle navigation, video phone, surveillance system, auto focus system, star tracker system, motion detection system, image stabilization system and data compression system for high-definition television, all of which can utilize the present invention.
- a processor system such as a computer system, for example generally comprises a central processing unit (CPU) 444 that communicates with an input/output (I/O) device 446 over a bus 452 .
- the CMOS imager 442 also communicates with the system over bus 452 .
- the computer system 400 also includes random access memory (RAM) 448 , and, in the case of a computer system may include peripheral devices such as a floppy disk drive 454 and a compact disk (CD) ROM drive 456 which also communicate with CPU 444 over the bus 452 .
- CMOS imager 442 is preferably constructed as an integrated circuit as previously described with respect to FIGS. 4-17 .
- CMOS imager array can be formed on a single chip together with the logic or the logic and array may be formed on separate IC chips. It is not intended that the invention be limited to the embodiments shown and described in detail herein. Accordingly, the invention is not limited by the forgoing descriptions, but is only limited by the scope of the following claims.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
The invention also relates to an apparatus and method for selectively providing a silicide coating over the transistor gates of a CMOS imager to improve the speed of the transistor gates. The method further includes an apparatus and method for forming a self aligned photo shield over the CMOS imager.
Description
- The invention relates generally to improved semiconductor imaging devices and in particular to an imaging device which can be fabricated using a standard CMOS process. Particularly, the invention relates to a method for providing a silicide coating over the transistor gates used in a CMOS imager to improve the operating speed of the transistors.
- There are a number of different types of semiconductor-based imagers, including charge coupled devices (CCDs), photodiode arrays, charge injection devices and hybrid focal plane arrays. CCDs are often employed for image acquisition and enjoy a number of advantages which makes it the incumbent technology, particularly for small size imaging applications. CCDs are also capable of large formats with small pixel size and they employ low noise charge domain processing techniques. However, CCD imagers also suffer from a number of disadvantages. For example, they are susceptible to radiation damage, they exhibit destructive read out over time, they require good light shielding to avoid image smear and they have a high power dissipation for large arrays. Additionally, while offering high performance, CCD arrays are difficult to integrate with CMOS processing in part due to a different processing technology and to their high capacitances, complicating the integration of on-chip drive and signal processing electronics with the CCD array. While there has been some attempts to integrate on-chip signal processing with the CCD array, these attempts have not been entirely successful. CCDs also must transfer an image by line charge transfers from pixel to pixel, requiring that the entire array be read out into a memory before individual pixels or groups of pixels can be accessed and processed. This takes time. CCDs may also suffer from incomplete charge transfer from pixel to pixel during charge transfer which also results in image smear.
- Because of the inherent limitations in CCD technology, there is an interest in CMOS imagers for possible use as low cost imaging devices. A fully compatible CMOS sensor technology enabling a higher level of integration of an image array with associated processing circuits would be beneficial to many digital applications such as, for example, in cameras, scanners, machine vision systems, vehicle navigation systems, video telephones, computer input devices, surveillance systems, auto focus systems, star trackers, motion detection systems, image stabilization systems and data compression systems for high-definition television.
- The advantages of CMOS imagers over CCD imagers are that CMOS imagers have a low voltage operation and low power consumption; CMOS imagers are compatible with integrated on-chip electronics (control logic and timing, image processing, and signal conditioning such as A/D conversion); CMOS imagers allow random access to the image data; and CMOS imagers have lower fabrication costs as compared with the conventional CCD since standard CMOS processing techniques can be used. Additionally, low power consumption is achieved for CMOS imagers because only one row of pixels at a time needs to be active during the readout and there is no charge transfer (and associated switching) from pixel to pixel during image acquisition. On-chip integration of electronics is particularly advantageous because of the potential to perform many signal conditioning functions in the digital domain (versus analog signal processing) as well as to achieve a reduction in system size and cost.
- A CMOS imager circuit includes a focal plane array of pixel cells, each one of the cells including either a photogate, photoconductor or a photodiode overlying a substrate for accumulating photo-generated charge in the underlying portion of the substrate. A readout circuit is connected to each pixel cell and includes at least an output field effect transistor formed in the substrate and a charge transfer section formed on the substrate adjacent the photogate, photoconductor or photodiode having a sensing node, typically a floating diffusion node, connected to the gate of an output transistor. The imager may include at least one electronic device such as a transistor for transferring charge from the underlying portion of the substrate to the floating diffusion node and one device, also typically a transistor, for resetting the node to a predetermined charge level prior to charge transference.
- In a CMOS imager, the active elements of a pixel cell perform the necessary functions of (1) photon to charge conversion; (2) accumulation of image charge; (3) transfer of charge to the floating diffusion node accompanied by charge amplification; (4) resetting the floating diffusion node to a known state before the transfer of charge to it; (5) selection of a pixel for readout; and (6) output and amplification of a signal representing pixel charge. Photo charge may be amplified when it moves from the initial charge accumulation region to the floating diffusion node. The charge at the floating diffusion node is typically converted to a pixel output voltage by a source follower output transistor. The photosensitive element of a CMOS imager pixel is typically either a depleted p-n junction photodiode or a field induced depletion region beneath a photogate, or a photoconductor. For photodiodes, image lag can be eliminated by completely depleting the photodiode upon readout.
- CMOS imagers of the type discussed above are generally known as discussed, for example, in Nixon et al., “256×256 CMOS Active Pixel Sensor Camera-on-a-Chip,” IEEE Journal of Solid-State Circuits, Vol. 31(12) pp. 2046-2050, 1996; Mendis et al, “CMOS Active Pixel Image Sensors,” IEEE Transactions on Electron Devices, Vol. 41(3) pp. 452-453, 1994 as well as U.S. Pat. No. 5,708,263 and U.S. Pat. No. 5,471,515, which are herein incorporated by reference.
- To provide context for the invention, an exemplary CMOS imaging circuit is described below with reference to
FIG. 1 . The circuit described below, for example, includes a photogate for accumulating photo-generated charge in an underlying portion of the substrate. It should be understood that the CMOS imager may include a photodiode or other image to charge converting device, in lieu of a photogate, as the initial accumulator for photo-generated charge. - Reference is now made to
FIG. 1 which shows a simplified circuit for a pixel of an exemplary CMOS imager using a photogate and having apixel photodetector circuit 14 and areadout circuit 60. It should be understood that whileFIG. 1 shows the circuitry for operation of a single pixel, that in practical use there will be an M×N array of pixels arranged in rows and columns with the pixels of the array accessed using row and column select circuitry, as described in more detail below. - The
photodetector circuit 14 is shown in part as a cross-sectional view of asemiconductor substrate 16 typically a p-type silicon, having a surface well of p-type material 20. Anoptional layer 18 of p-type material may be used if desired, but is not required.Substrate 16 may be formed of, for example, Si, SiGe, Ge, and GaAs. Typically theentire substrate 16 is p-type doped silicon substrate and may contain a surface p-well 20 (withlayer 18 omitted), but many other options are possible, such as, for example p on p-substrates, p on p+substrates, p-wells in n-type substrates or the like. The terms wafer or substrate used in the description includes any semiconductor-based structure having an exposed surface in which to form the circuit structure used in the invention. Wafer and substrate are to be understood as including, silicon-on-insulator (SOI) technology, silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. Furthermore, when reference is made to a wafer or substrate in the following description, previous process steps may have been utilized to form regions/junctions in the base semiconductor structure or foundation. - An
insulating layer 22 such as, for example, silicon dioxide is formed on the upper surface of p-well 20. The p-type layer may be a p-well formed insubstrate 16. A photogate 24 thin enough to pass radiant energy or of a material which passes radiant energy is formed on theinsulating layer 22. Thephotogate 24 receives an applied control signal PG which causes the initial accumulation of pixel charges inn+ region 26. Then+ type region 26, adjacent one side ofphotogate 24, is formed in the upper surface of p-well 20. Atransfer gate 28 is formed on insulatinglayer 22 betweenn+ type region 26 and a secondn+ type region 30 formed in p-well 20. Then+ regions transfer gate 28 form acharge transfer transistor 29 which is controlled by a transfer signal TX. Then+ region 30 is typically called a floating diffusion region. It is also a node for passing charge accumulated thereat to the gate of an amplifying transistor, such assource follower transistor 36 described below. Areset gate 32 is also formed on insulatinglayer 22 adjacent and betweenn+ type region 30 and anothern+ region 34 which is also formed in p-well 20. Thereset gate 32 andn+ regions reset transistor 31 which is controlled by a reset signal RST. Then+ type region 34 is coupled to voltage source VDD, e.g., 5 volts. The transfer andreset transistors FIG. 1 shows the use of atransfer gate 28 and associatedtransistor 29, this structure provides advantages, but is not required. -
Photodetector circuit 14 also includes two additional n-channel transistors,source follower transistor 36 and rowselect transistor 38.Transistors transistor 36 also coupled overlead 40 to voltage source VDD and the drain oftransistor 38 coupled to alead 42. The drain of rowselect transistor 38 is connected viaconductor 42 to the drains of similar row select transistors for other pixels in a given pixel row. Aload transistor 39 is also coupled between the drain oftransistor 38 and a voltage source VSS, e.g. 0 volts.Transistor 39 is kept on by a signal VLN applied to its gate. - The imager includes a
readout circuit 60 which includes a signal sample and hold (S/H) circuit including a S/H n-channelfield effect transistor 62 and asignal storage capacitor 64 connected to thesource follower transistor 36 throughrow transistor 38. The other side of thecapacitor 64 is connected to a source voltage VSS. The upper side of thecapacitor 64 is also connected to the gate of a p-channel output transistor 66. The drain of theoutput transistor 66 is connected through a columnselect transistor 68 to a signal sample output node VOUTS and through aload transistor 70 to the voltage supply VDD. A signal called “signal sample and hold” (SHS) briefly turns on the S/H transistor 62 after the charge accumulated beneath thephotogate electrode 24 has been transferred to the floatingdiffusion node 30 and from there to thesource follower transistor 36 and through rowselect transistor 38 toline 42, so that thecapacitor 64 stores a voltage representing the amount of charge previously accumulated beneath thephotogate electrode 24. - The
readout circuit 60 also includes a reset sample and hold (S/H) circuit including a S/H transistor 72 and asignal storage capacitor 74 connected through the S/H transistor 72 and through the rowselect transistor 38 to the source of thesource follower transistor 36. The other side of thecapacitor 74 is connected to the source voltage VSS. The upper side of thecapacitor 74 is also connected to the gate of a p-channel output transistor 76. The drain of theoutput transistor 76 is connected through a p-channel columnselect transistor 78 to a reset sample output node VOUTR and through aload transistor 80 to the supply voltage VDD. A signal called “reset sample and hold” (SHR) briefly turns on the S/H transistor 72 immediately after the reset signal RST has causedreset transistor 31 to turn on and reset the potential of the floatingdiffusion node 30, so that thecapacitor 74 stores the voltage to which the floatingdiffusion node 30 has been reset. - The
readout circuit 60 provides correlated sampling of the potential of the floatingdiffusion node 30, first of the reset charge applied tonode 30 byreset transistor 31 and then of the stored charge from thephotogate 24. The two samplings of thediffusion node 30 charges produce respective output voltages VOUTR and VOUTS of thereadout circuit 60. These voltages are then subtracted (VOUTS-VOUTR) bysubtractor 82 to provide anoutput signal terminal 81 which is an image signal independent of pixel to pixel variations caused by fabrication variations in thereset voltage transistor 31 which might cause pixel to pixel variations in the output signal. -
FIG. 2 illustrates a block diagram for a CMOS imager having apixel array 200 with each pixel cell being constructed in the manner shown byelement 14 ofFIG. 1 .Pixel array 200 comprises a plurality of pixels arranged in a predetermined number of columns and rows. The pixels of each row inarray 200 are all turned on at the same time by a row select line, e.g., line 86, and the pixels of each column are selectively output by a column select line, e.g.,line 42. A plurality of rows and column lines are provided for theentire way 200. The row lines are selectively activated by therow driver 210 in response torow address decoder 220 and the column select lines are selectively activated by thecolumn driver 260 in response tocolumn address decoder 270. Thus, a row and column address is provided for each pixel. The CMOS imager is operated by thecontrol circuit 250 which controls addressdecoders column driver circuitry -
FIG. 3 shows a simplified timing diagram for the signals used to transfer charge out ofphotodetector circuit 14 of theFIG. 1 CMOS imager. The photogate signal PG is nominally set to 5V and pulsed from 5V to 0V during integration. The reset signal RST is nominally set at 2.5V. As can be seen from the figure, the process is begun at time to by briefly pulsing reset voltage RST to 5V. The RST voltage, which is applied to thegate 32 ofreset transistor 31, causestransistor 31 to turn on and the floatingdiffusion node 30 to charge to the VDD voltage present at n+ region 34 (less the voltage drop Vth of transistor 31). This resets the floatingdiffusion node 30 to a predetermined voltage (VDD-Vth). The charge on floatingdiffusion node 30 is applied to the gate of thesource follower transistor 36 to control the current passing throughtransistor 38, which has been turned on by a row select (ROW) signal, andload transistor 39. This current is translated into a voltage online 42 which is next sampled by providing a SHR signal to the S/H transistor 72 which charges capacitor 74 with the source follower transistor output voltage online 42 representing the reset charge present at floatingdiffusion node 30. The PG signal is next pulsed to 0 volts, causing charge to be collected inn+ region 26. A transfer gate voltage TX, similar to the reset pulse RST, is then applied to transfergate 28 oftransistor 29 to cause the charge inn+ region 26 to transfer to floatingdiffusion node 30. It should be understood that for the case of a photogate, the transfer gate voltage TX may be pulsed or held to a fixed DC potential. For the implementation of a photodiode with a transfer gate, the transfer gate voltage TX must be pulsed. The new output voltage online 42 generated bysource follower transistor 36 current is then sampled ontocapacitor 64 by enabling the sample and holdswitch 62 by signal SHS. The column select signal is next applied totransistors capacitors subtractor 82 to provide a pixel output signal atterminal 81. It should also be noted that CMOS imagers may dispense with thetransfer gate 28 and associatedtransistor 29, or retain these structures while biasing thetransfer transistor 29 to an always “on” state. - The operation of the charge collection of the CMOS imager is known in the art and is described in several publications such as Mendis et al., “Progress in CMOS Active Pixel Image Sensors,” SPIE Vol. 2172, pp. 19-29 1994; Mendis et al., “CMOS Active Pixel Image Sensors for Highly Integrated Imaging Systems,” IEEE Journal of Solid State Circuits, Vol. 32(2), 1997; and Eric R., Fossum, “CMOS Image Sensors: Electronic Camera on a Chip,” IEDM Vol. 95 pages 17-25 (1995) as well as other publications. These references are incorporated herein by reference.
- In the prior art, the desire to incorporate a silicide over the gate stack to improve speed was hampered by the undesirable effect the silicide layer had on the photogate. If the photogate is covered by a silicide layer, the collection of charge is inhibited by the blocking of light by the silicide layer. It is for this reason that photogate type devices have not been able to use a silicide gate stack. Since the size of the pixel electrical signal is very small due to the collection of photons in the photo array, the signal to noise ratio of the pixel should be as high as possible within a pixel. Accordingly, all possible charge should be collected by the photocollection device.
- The present invention provides an imaging device formed as a CMOS integrated circuit using a standard CMOS process. The invention relates to a method for providing a more conductive layer, such as a silicide or a barrier/metal layer, incorporated into the transistor gates of a CMOS imager to improve the speed of the transistor gates, but selectively removing the silicide or barrier/metal from a photogate to prevent blockage of the photogate.
- The above and other advantages and features of the invention will be more clearly understood from the following detailed description which is provided in connection with the accompanying drawings.
-
FIG. 1 is a representative circuit of a CMOS imager. -
FIG. 2 is a block diagram of a CMOS active pixel sensor chip. -
FIG. 3 is a representative timing diagram for the CMOS imager. -
FIG. 4 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing. -
FIG. 5 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent toFIG. 4 . -
FIG. 6 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent toFIG. 5 . -
FIG. 7 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing according to a further embodiment of the present invention. -
FIG. 8 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent toFIG. 7 . -
FIG. 9 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent toFIG. 8 . -
FIG. 10 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent toFIG. 9 . -
FIG. 11 illustrates a partially cut away side view of a portion of a semiconductor CMOS, imager wafer subsequent toFIG. 10 . -
FIG. 12 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing according to a second embodiment of the present invention. -
FIG. 13 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent toFIG. 12 . -
FIG. 14 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent toFIG. 13 . -
FIG. 15 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing according to a third embodiment of the present invention. -
FIG. 16 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent toFIG. 15 . -
FIG. 17 illustrates a partially cut away side view of a portion of a semiconductor CMOS imager wafer subsequent toFIG. 16 . -
FIG. 18 is an illustration of a computer system having a CMOS imager according to the present invention. - In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. It should be understood that like reference numerals represent like elements. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized, and that structural, logical and electrical changes may be made without departing from the spirit and scope of the present invention.
- The terms “wafer” and “substrate” are to be understood as including silicon-on-insulator (SOI) or silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. Furthermore, when reference is made to a “wafer” or “substrate” in the following description, previous process steps may have been utilized to form regions or junctions in the base semiconductor structure or foundation. In addition, the semiconductor need not be silicon-based, but could be based on silicon-germanium, germanium, or gallium arsenide.
- The term “pixel” refers to a picture element unit cell containing a photosensor and transistors for converting electromagnetic radiation to an electrical signal. For purposes of illustration, a representative pixel is illustrated in the figures and description herein, and typically fabrication of all pixels in an imager will proceed simultaneously in a similar fashion. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.
- Reference is now made to
FIG. 4 . This figure shows a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing according to a first aspect of the present invention. The imager includes asubstrate 310 preferably doped to a first conductivity type. For exemplary purposes, it is assumed that thesubstrate 310 is a well doped to a p-type conductivity, i.e., a p-well.Substrate 310 has an n-dopedregion 316 therein for photocollection. An insulatinglayer 315 is formed over thesubstrate 310. The insulating layer is preferably a silicon dioxide grown on thesubstrate 310 by conventional means such as thermal oxidation of silicon. Thesubstrate 310 hasfield oxide regions 341 formed using the Local Oxidation of Silicon (LOCOS) process to surround and isolate the cells which may be formed by thermal oxidation. While the invention is described with reference to LOCOS formedfield oxide regions 341, it should be understood that the field oxide regions may be formed with shallow trench isolation (STI). - A
photogate 340, atransfer gate 350 and areset gate 360 have been fabricated over the insulatinglayer 315. Thegates polysilicon layer 320 covered by a more conductive layer such as a barrier/metal layer orsilicide layer 325 or refractory metal silicide or barrier metal, if desired, according to conventional methods. Preferably the silicide is a tungsten, titanium, tantalum, molybdenum or cobalt silicide. The barrier metal may be those such as titanium nitride, tungsten nitride or the like. Preferably the barrier metal is formed of a TiN/W, WNx/W or WNx. - The doped
polysilicon layers 320 may be formed by conventional methods, such as chemical vapor deposition (CVD).Conductive layer 325 of titanium, tantalum, cobalt or tungsten is then deposited using a chemical vapor deposition (CVD), sputtering or a physical vapor deposition (PVD) of the silicide or a CVD or PVD deposition of the metal followed by a thermal step to cause the metal to react with the underlying polysilicon to form the metal silicide. The wafer is then annealed at approximately 600° C. to about 800° C. for approximately 30 seconds in a nitrogen environment to react with a portion of thepolysilicon layer 320 to formconductive layer 325. The excess metal is then removed to arrive at the structure shown inFIG. 4 . Preferably theconductive layer 325 is formed by depositing WSix over the doped polysilicon layers 320. The WSix may be deposited onto the dopedpolysilicon layers 320 by conventional methods such as CVD. Photoresist is then used to definefeatures FIG. 4 . - The substrate is then patterned, exposing the photogate, and the
conductive layer 325 is removed from thephotogate 340 by a wet or dry etch to arrive at the device as shown inFIG. 5 . Theconductive layer 325 remains over both thetransfer gate 350 and thereset gate 360 after the pattern mask is removed. This process improves the speed of the fabricated transistor gates by depositing a conductive layer on these gates while the process removes the conductive layer from thephotogate 340 to prevent blockage of the photo-generated charge. Thus, thetransistor gates photogate 340 is not shielded by the silicide. -
Spacers 324 are formed along the sides of the gate stacks 340, 350, 360 as shown inFIG. 6 . Thespacers 324 may be formed of TEOS (tetraethyloxysilicate) or silicon nitride using conventional deposition and etch back technique. A resist and mask (not shown) are used to shield areas of thesubstrate 310 that are not to be doped. The dopedregions substrate 310. The dopedregions regions - For the pixel cell of the first embodiment, the photosensor cell is essentially complete at this stage, and conventional processing methods may then be used to form contacts and wiring to connect gate lines and other connections in the pixel cell. For example, the entire surface may then be covered with a passivation layer of, e.g., silicon dioxide, BPSG, PSG, BSG or the like which is CMP planarized and etched to provide contact holes, which are then metallized to provide contacts to the photogate, reset gate, and transfer gate. Conventional multiple layers of conductors and insulators may also be used to interconnect the structures in the manner shown in
FIG. 1 . - Reference is now made to
FIG. 7 . This figure shows a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing according to a second embodiment of the present invention. The imager includes a p-well substrate 310 having n-dopedregion 316 therein for photocollection. An insulatinglayer 315 is formed over thesubstrate 310. The insulating layer is preferably a silicon dioxide grown on thesubstrate 310 by conventional means such as thermal oxidation of silicon. Thesubstrate 310 hasfield oxide regions 341 formed to surround and isolate the cells which may be formed by thermal oxidation of silicon using the LOCOS process. While the invention is described with reference tofield oxide regions 341, it should be understood that the field oxide regions may be replaced with shallow trench isolation (STI). A dopedpolysilicon layer 320 may be formed by conventional methods, such as chemical vapor deposition (CVD) over the insulatinglayer 315. Aphotogate insulator 342 grown or deposited overlayer 320 and is patterned over thepolysilicon layer 320 above n-dopedregion 316 as shown inFIG. 7 . - Referring now to
FIG. 8 , ametal layer 326 of titanium or cobalt is then deposited using CVD or PVD technique, preferably sputtering. The wafer is then annealed at approximately 600° C. to about 800° C. for approximately 30 seconds in a nitrogen environment to react with a portion of thepolysilicon layer 320 to formconductive layer 325. Theunreacted metal layer 326 over insulating regions such as 342 is then removed to arrive at the structure shown inFIG. 9 . - A resist and mask (not shown) is then applied to the
substrate 310 and the wafer is patterned and the silicide and polysilicon layers are etched to formtransfer gate 350 and resetgate 360 over thesubstrate 310 as shown inFIG. 10 . While thephotogate insulation 342 does not have to be removed, it may be removed if desired.FIG. 10 shows theinsulator 342 left in place. Thegates polysilicon layer 320 covered byconductive layer 325. Theconductive layer 325 is selectively removed from thesubstrate 310 as shown inFIG. 10 by a wet or dry etch or other chemical and/or mechanical methods in regions not protected by the patterned photoresist. Theconductive layer 325 remains over both thetransfer gate 350 and thereset gate 360 after the pattern mask is removed. This process improves the speed of the transistor gates by depositing a silicide layer on these gates while the process selectively prevents silicide from forming over thephotogate region 340 by using a patterned insulatinglayer 342 to prevent blockage of the photo-generated charge. Thus, thetransistor gates photogate 340 is not shielded by the silicide. -
Spacers 324 are formed along the sides of the gate stacks 340, 350, 360 as shown inFIG. 11 . Thespacers 324 may be formed of any insulator such as oxide or nitride using conventional deposition and anisotropic etch back technique. A resist and mask (not shown) is further used to shield areas of thesubstrate 310 that are not to be doped. The dopedregions substrate 310. The dopedregions regions 312 may vary but preferably are heavily n+ doped with arsenic, antimony of phosphorous at a dopant concentration level of from about 1×1015 ions/cm2 to about 1×1016 ions/cm2. Separate masking photoresist layers may be used to implantregions - For the pixel cell of the second embodiment, the photosensor cell is essentially complete at this stage, and conventional processing methods may then be used to form contacts and wiring to connect gate lines and other connections in the pixel cell. For example, the entire surface may then be covered with a passivation layer of, e.g., silicon dioxide, BPSG, PSG, BSG or the like which is CMP planarized and etched to provide contact holes, which are then metallized to provide contacts to the photogate, reset gate, and transfer gate. Conventional multiple layers of conductors and insulators may also be used to interconnect the structures in the manner shown in
FIG. 1 . - Reference is now made to
FIG. 12 . This figure shows a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing according to a second embodiment of the present invention. The imager includes asubstrate 310 preferably doped to a first conductivity type. For exemplary purposes, it is assumed that thesubstrate 310 is a well doped to a p-type conductivity; i.e., a p-well.Substrate 310 has an n-dopedregion 316 therein for photocollection. An insulatinglayer 315 is formed over thesubstrate 310. The insulating layer is preferably a silicon dioxide grown on thesubstrate 310 by conventional means such as thermal oxidation of silicon. Thesubstrate 310 hasfield oxide regions 341 formed using the LOCOS process to surround and isolate the cells which may be formed by thermal oxidation. While the invention is described with reference to LOCOS formedfield oxide regions 341, it should be understood that the field oxide regions may be formed using replaced with shallow trench isolation (STI). - A
photogate 340, atransfer gate 350 and areset gate 360 have been fabricated over the insulatinglayer 315. Thegates polysilicon layer 320 covered by a more conductive layer such as a barrier/metal layer orsilicide layer 325. Preferably the silicide is a tungsten, titanium, tantalum, molybdenum or cobalt silicide. The barrier metal may be those such as titanium nitride, tungsten nitride or the like. Preferably the barrier metal is formed of a TiN/W, WNx/W or WNx. The dopedpolysilicon layers 320 may be formed by conventional methods as described above.Conductive layer 325 of titanium, tantalum, cobalt or tungsten is then deposited using a chemical vapor deposition (CVD) or a physical vapor deposition (PVD) of the silicide or a CVD or PVD deposition of the metal followed by a thermal step to cause the metal to react with the underlying polysilicon to form the metal silicide. The wafer is then annealed at approximately 600° C. to about 800° C. for approximately 30 seconds in a nitrogen environment to react with a portion of thepolysilicon layer 320 to formconductive layer 325. The excess metal is then removed. Preferably theconductive layer 325 is formed by depositing WSix over the doped polysilicon layers 320. The WSix may be deposited onto the dopedpolysilicon layers 320 by conventional methods such as CVD. Aphotoresist layer 351 is formed and patterned overphotogate 340. - The
conductive layer 325 is removed from thephotogate 340 by a wet or dry etch to arrive at the device as shown inFIG. 13 . Theconductive layer ring 325 remaining after removal ofconductive layer 325 overphotogate 340 allows a light shield to be aligned over the array while allowing light to pass to thephotogate 340. -
Spacers 324 are formed along the sides of the gate stacks 340, 350, 360 and theconductive layer ring 325 remaining after etching over thephotogate 340′ as shown inFIG. 14 . Thespacers 324 may be formed of any insulator such as oxide or nitride using conventional deposition and anisotropic etch back technique. A resist and mask (not shown) is further used to shield areas of thesubstrate 310 that are not to be doped. The dopedregions substrate 310. The dopedregions regions 312 may vary but preferably are heavily n+ doped with arsenic, antimony of phosphorous at a dopant concentration level of from about 1×1015 ions/cm2 to about 1×1016 ions/cm2. Separate masking photoresist layers may be used to implantregions - For the pixel cell of the third embodiment, the photosensor cell is essentially complete at this stage, and conventional processing methods may then be used to form contacts and wiring to connect gate lines and other connections in the pixel cell. For example, the entire surface may then be covered with a passivation layer of, e.g., silicon dioxide, BPSG, PSG, BSG or the like which is CMP planarized and etched to provide contact holes, which are then metallized to provide contacts to the photogate, reset gate, and transfer gate. Conventional multiple layers of conductors and insulators may also be used to interconnect the structures in the manner shown in
FIG. 1 . - Reference is now made to
FIG. 15 . This figure shows a partially cut away side view of a portion of a semiconductor CMOS imager wafer in an interim stage of processing according to a third embodiment of the present invention. The imager includes asubstrate 310 preferably doped to a first conductivity type. For exemplary purposes, it is assumed that thesubstrate 310 is a well doped to a p-type conductivity, i.e., a p-well.Substrate 310 has an n-dopedregion 316 therein for photocollection. An insulatinglayer 315 is formed over thesubstrate 310. The insulating layer is preferably a silicon dioxide grown on thesubstrate 310 by conventional means such as thermal oxidation of silicon. Thesubstrate 310 hasfield oxide regions 341 formed using the LOCOS process to surround and isolate the cells which may be formed by thermal oxidation. While the invention is described with reference to LOCOS formedfield oxide regions 341, it should be understood that the field oxide regions may be formed using replaced with shallow trench isolation (STI). - A
photogate 340, atransfer gate 350 and areset gate 360 have been fabricated over the insulatinglayer 315. Thegates polysilicon layer 320 covered by a more conductive layer such as a barrier/metal layer orsilicide layer 325. Preferably the silicide is a tungsten, titanium, tantalum, molybdenum or cobalt silicide. The barrier metal may be those such as titanium nitride, tungsten nitride or the like. Preferably the barrier metal is formed of a TiN/W, WNx/W or WNx. The dopedpolysilicon layers 320 may be formed by conventional methods as described above.Conductive layer 325 of titanium, tantalum, cobalt or tungsten is then deposited using a chemical vapor deposition (CVD) or a physical vapor deposition (PVD) of the silicide or a CVD or PVD deposition of the metal followed by a thermal step to cause the metal to react with the underlying polysilicon to form the metal silicide. The wafer is then annealed at approximately 600° C. to about 800° C. for approximately 30 seconds in a nitrogen environment to react with a portion of thepolysilicon layer 320 to formconductive layer 325. The excess metal is then removed. Preferably theconductive layer 325 is formed by depositing WSix over the doped polysilicon layers 320. The WSix may be deposited onto the dopedpolysilicon layers 320 by conventional methods such as CVD. - Reference is made to
FIG. 16 .Spacers 324 are formed along the sides of the gate stacks 340, 350, 360 and theconductive layer ring 325 remaining after etching over thephotogate 340,transfer gate 350 and resetgate 360. Thespacers 324 may be formed of any insulator such as oxide or nitride using conventional deposition and anisotropic etch back technique. A resist and mask (not shown) is further used to shield areas of thesubstrate 310 that are not to be doped. The dopedregions substrate 310. The dopedregions regions 312 may vary but preferably are heavily n+ doped with arsenic, antimony of phosphorous at a dopant concentration level of from about 1×1015 ions/cm2 to about 1×1016 ions/cm2. Separate masking photoresist layers may be used to implantregions layer 370 oversubstrate 310. The insulatinglayer 370 is formed such that the insulating layer aligns with the remainingconductive layer 325 as shown inFIG. 16 . - The insulating
layer 370 may be formed of any type of insulating material, such as an oxide or nitride. Alight shield 374 is then deposited overinsulating layer 374. The light shield layer may be formed of any conventionally known light blocking material. The wafer is then patterned with resist to clear resist over thephotogate 340 and wherever a subsequent contact is desired. Thelight shield 374, insulatinglayer 370 andconductor 325 are all etched sequentially with a single resist patterning. The resist is stripped and the wafer is as shown inFIG. 16 . - A translucent or transparent insulating
layer 380 is then deposited over the substrate. The substrate is optionally planarized using CMP or spin-on-glass (SOG). Contact holes 382 are formed in insulatinglayer 380 to arrive at the structure shown inFIG. 17 . Insulatinglayer 380 may be formed of, for example, silicon dioxide, BPSG, PSG, BSG, SOG or the like which is CMP planarized and etched to providecontact holes 382, which are then metallized to provide contacts to thephotogate 340, resetgate 350, andtransfer gate 360. Conventional multiple layers of conductors and insulators may also be used to interconnect the structures in the manner shown inFIG. 1 . - A typical processor based system which includes a CMOS imager device according to the present invention is illustrated generally at 400 in
FIG. 18 . A processor based system is exemplary of a system having digital circuits which could include CMOS imager devices. Without being limiting, such a system could include a computer system, camera system, scanner, machine vision, vehicle navigation, video phone, surveillance system, auto focus system, star tracker system, motion detection system, image stabilization system and data compression system for high-definition television, all of which can utilize the present invention. - A processor system, such as a computer system, for example generally comprises a central processing unit (CPU) 444 that communicates with an input/output (I/O)
device 446 over a bus 452. TheCMOS imager 442 also communicates with the system over bus 452. Thecomputer system 400 also includes random access memory (RAM) 448, and, in the case of a computer system may include peripheral devices such as afloppy disk drive 454 and a compact disk (CD)ROM drive 456 which also communicate withCPU 444 over the bus 452.CMOS imager 442 is preferably constructed as an integrated circuit as previously described with respect toFIGS. 4-17 . - The above description and accompanying drawings are only illustrative of preferred embodiments which can achieve the features and advantages of the present invention. For example, the CMOS imager array can be formed on a single chip together with the logic or the logic and array may be formed on separate IC chips. It is not intended that the invention be limited to the embodiments shown and described in detail herein. Accordingly, the invention is not limited by the forgoing descriptions, but is only limited by the scope of the following claims.
Claims (26)
1-86. (canceled)
87. A CMOS imager, comprising:
an array of pixels, at least one pixel comprising:
a photo-collection region to accumulate photo-generated charge, wherein silicide is substantially absent from a surface of the photo-collection region; and
a transfer transistor to transfer the charge from the photo-collection region to a storage node, wherein the transfer transistor includes a polysilicon transfer gate comprising silicide and the storage node is substantially free of silicide.
88. The CMOS imager of claim 87 , further comprising a readout circuit coupled to the array to receive an output signal corresponding to the charge on the node.
89. The CMOS imager of claim 87 , wherein the at least one pixel further comprises a reset transistor coupled to the node, wherein the reset transistor includes a polysilicon reset gate comprising opaque silicide.
90. The CMOS imager of claim 89 , wherein the at least one pixel further comprises a row select transistor coupled in series with a source follower transistor, wherein the source follower transistor includes a polysilicon source follower gate comprising opaque silicide coupled to the node.
91. The CMOS imager of claim 89 , wherein the transfer gate and the reset gate further comprise a barrier metal portion.
92. The CMOS imager of claim 87 , wherein the silicide comprises a refractory metal.
93. The CMOS imager of claim 87 , wherein the transfer gate comprises a barrier metal layer.
94. The CMOS imager of claim 87 , wherein a photogate is formed over the photo-collection region and silicide is substantially absent from a surface of the photogate.
95. The CMOS imager of claim 88 , wherein the readout circuit is configured to provide correlated sampling of signals from the pixel.
96. The CMOS imager of claim 95 , wherein the silicide comprises a refractory metal.
97. The CMOS imager of claim 96 , further comprising an analog-to-digital converter for producing digital signals from analog signals from pixels of the array, and image processing circuitry for processing said digital signals.
98. The CMOS imager of claim 87 , further comprising a load transistor coupled to a ground source, wherein the at least one pixel further comprises a source follower transistor coupled in series with the load transistor, wherein the source follower transistor includes a polysilicon source follower gate comprising opaque silicide coupled to the node.
99. The CMOS imager of claim 87 , further comprising:
a readout circuit configured to provide correlated sampling of the pixel;
an analog-to-digital converter; and
image processing circuitry,
wherein the storage node is a floating diffusion node, the polysilicon transfer gate is adjacent to the photo-collection region and to the floating diffusion node, and the at least one pixel of the array, further comprises:
a reset transistor, including a polysilicon reset gate, coupled to the floating diffusion node and to an n+ diffusion region configured to be coupled to a voltage source, the reset transistor configured to transfer voltage from the voltage source to the floating diffusion node;
a source follower transistor, including a polysilicon source follower gate, coupled to the floating diffusion node; and
silicide located on a surface of each one of the polysilicon transfer gate, the polysilicon reset gate, and the polysilicon source follower gate, and being substantially absent from a surface of the floating diffusion node.
100. The CMOS imager of claim 99 , further comprising a load transistor coupled to a row select transistor and a ground source.
101. The CMOS imager of claim 87 , further comprising:
a readout circuit configured to provide correlated sampling of each pixel;
an analog-to-digital converter; and
image processing circuitry,
wherein the transfer transistor has a surface of a source/drain region substantially free of silicide, and the at least one pixel of the array, further comprises:
a shallow trench isolation region;
a reset transistor coupled between the storage node and a voltage source, the reset transistor having a silicided gate and having a surface of a source/drain region substantially free of silicide; and
a source follower transistor having a silicided gate coupled to the storage node and having a surface of a source/drain region substantially free of silicide.
102. The CMOS imager of claim 101 , further comprising a load transistor coupled to a row select transistor.
103. A camera system, comprising:
a bus;
a processor;
random access memory coupled to the processor via the bus;
a CMOS imager coupled to the processor via the bus, the imager comprising an array of pixels, each pixel containing silicided transistor gates, transistor source/drain regions free from silicide, a photodiode, and shallow trench isolation, the imager configured to perform correlated sampling of each pixel, analog-to-digital conversion of the output of each pixel, and image processing.
104. A camera system, comprising:
a processor;
random access memory coupled to the processor;
a non-volatile memory subsystem coupled to the processor and configured to enable use of removable storage media; and
a CMOS imager, coupled to the processor, comprising a pixel array having silicided gates of transistors, unsilicided source/drain regions of the transistors, and an analog-to-digital converter.
105. The system of claim 104 , wherein the silicided transistors include a plurality of silicided transfer transistors and the CMOS imager further comprises a readout circuit configured to provide correlated sampling.
106. The system of claim 105 , wherein the silicided transistors include a refractory metal.
107. The system of claim 106 , wherein the silicided transistors include a barrier metal layer.
108. The system of claim 104 , wherein the silicided transistors include a refractory metal.
109. The system of claim 104 , wherein the CMOS imager further comprises image processing circuitry for processing signals derived from the pixel array.
110. The system of claim 104 , wherein the removable storage media includes optical storage media.
111. The system of claim 110 , wherein the silicided transistors include a plurality of silicided transfer transistors and the CMOS imager further comprises a readout circuit configured to provide correlated sampling of pixels of the pixel array, and image processing circuitry for processing signals derived from said readout circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/619,296 US20100079645A1 (en) | 1999-08-16 | 2009-11-16 | Cmos imager and system with selectively silicided gates |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/374,990 US6333205B1 (en) | 1999-08-16 | 1999-08-16 | CMOS imager with selectively silicided gates |
US09/777,890 US6611013B2 (en) | 1999-08-16 | 2001-02-07 | CMOS imager with selectively silicided gates |
US10/617,706 US6930337B2 (en) | 1999-08-16 | 2003-07-14 | CMOS imager with selectively silicided gate |
US11/078,709 US7348613B2 (en) | 1999-08-16 | 2005-03-14 | CMOS imager with selectively silicided gates |
US11/585,199 US20070034983A1 (en) | 1999-08-16 | 2006-10-24 | CMOS imager with selectively silicided gates |
US12/619,296 US20100079645A1 (en) | 1999-08-16 | 2009-11-16 | Cmos imager and system with selectively silicided gates |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/585,199 Continuation US20070034983A1 (en) | 1999-08-16 | 2006-10-24 | CMOS imager with selectively silicided gates |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100079645A1 true US20100079645A1 (en) | 2010-04-01 |
Family
ID=23479056
Family Applications (9)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/374,990 Expired - Lifetime US6333205B1 (en) | 1999-08-16 | 1999-08-16 | CMOS imager with selectively silicided gates |
US09/777,890 Expired - Lifetime US6611013B2 (en) | 1999-08-16 | 2001-02-07 | CMOS imager with selectively silicided gates |
US10/617,706 Expired - Fee Related US6930337B2 (en) | 1999-08-16 | 2003-07-14 | CMOS imager with selectively silicided gate |
US11/078,709 Expired - Fee Related US7348613B2 (en) | 1999-08-16 | 2005-03-14 | CMOS imager with selectively silicided gates |
US11/585,199 Abandoned US20070034983A1 (en) | 1999-08-16 | 2006-10-24 | CMOS imager with selectively silicided gates |
US11/797,870 Expired - Fee Related US7405101B2 (en) | 1999-08-16 | 2007-05-08 | CMOS imager with selectively silicided gate |
US12/619,296 Abandoned US20100079645A1 (en) | 1999-08-16 | 2009-11-16 | Cmos imager and system with selectively silicided gates |
US12/619,282 Abandoned US20100059662A1 (en) | 1999-08-16 | 2009-11-16 | Cmos imager and apparatus with selectively silicided gates |
US13/302,810 Abandoned US20120062762A1 (en) | 1999-08-16 | 2011-11-22 | Method of manufacturing an integrated circuit and photosensor cell with selectively silicided gates |
Family Applications Before (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/374,990 Expired - Lifetime US6333205B1 (en) | 1999-08-16 | 1999-08-16 | CMOS imager with selectively silicided gates |
US09/777,890 Expired - Lifetime US6611013B2 (en) | 1999-08-16 | 2001-02-07 | CMOS imager with selectively silicided gates |
US10/617,706 Expired - Fee Related US6930337B2 (en) | 1999-08-16 | 2003-07-14 | CMOS imager with selectively silicided gate |
US11/078,709 Expired - Fee Related US7348613B2 (en) | 1999-08-16 | 2005-03-14 | CMOS imager with selectively silicided gates |
US11/585,199 Abandoned US20070034983A1 (en) | 1999-08-16 | 2006-10-24 | CMOS imager with selectively silicided gates |
US11/797,870 Expired - Fee Related US7405101B2 (en) | 1999-08-16 | 2007-05-08 | CMOS imager with selectively silicided gate |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/619,282 Abandoned US20100059662A1 (en) | 1999-08-16 | 2009-11-16 | Cmos imager and apparatus with selectively silicided gates |
US13/302,810 Abandoned US20120062762A1 (en) | 1999-08-16 | 2011-11-22 | Method of manufacturing an integrated circuit and photosensor cell with selectively silicided gates |
Country Status (1)
Country | Link |
---|---|
US (9) | US6333205B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130062504A1 (en) * | 2010-06-02 | 2013-03-14 | Sony Corporation | Semiconductor device, solid-state imaging device, and camera system |
US20150163428A1 (en) * | 2013-12-05 | 2015-06-11 | OmniVision Tecnhologies, Inc. | Image Sensor Having NMOS Source Follower With P-Type Doping In Polysilicon Gate |
Families Citing this family (181)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6879340B1 (en) * | 1998-08-19 | 2005-04-12 | Micron Technology Inc. | CMOS imager with integrated non-volatile memory |
US6657178B2 (en) * | 1999-07-20 | 2003-12-02 | Intevac, Inc. | Electron bombarded passive pixel sensor imaging |
US6333205B1 (en) * | 1999-08-16 | 2001-12-25 | Micron Technology, Inc. | CMOS imager with selectively silicided gates |
KR100477788B1 (en) * | 1999-12-28 | 2005-03-22 | 매그나칩 반도체 유한회사 | Method for fabricating CMOS image sensor having photodiode coupled capacitor |
JP4597354B2 (en) * | 2000-12-20 | 2010-12-15 | ルネサスエレクトロニクス株式会社 | MOS type image sensor |
JP2002314063A (en) * | 2001-02-06 | 2002-10-25 | Mitsubishi Electric Corp | Cmos image sensor and its manufacturing method |
DE10122149A1 (en) * | 2001-05-08 | 2002-11-14 | Creavis Tech & Innovation Gmbh | Process for the antimicrobial finishing of porous materials |
US7015452B2 (en) * | 2001-10-09 | 2006-03-21 | Itt Manufacturing Enterprises, Inc. | Intensified hybrid solid-state sensor |
US6747258B2 (en) * | 2001-10-09 | 2004-06-08 | Itt Manufacturing Enterprises, Inc. | Intensified hybrid solid-state sensor with an insulating layer |
TW554493B (en) * | 2002-03-15 | 2003-09-21 | Taiwan Semiconductor Mfg | Layout of CMOS image sensor device |
US7187049B2 (en) * | 2002-05-13 | 2007-03-06 | Micron Technology, Inc. | Data download to imager chip using image sensor as a receptor |
JP4443865B2 (en) * | 2002-06-24 | 2010-03-31 | 富士フイルム株式会社 | Solid-state imaging device and manufacturing method thereof |
US6946715B2 (en) * | 2003-02-19 | 2005-09-20 | Micron Technology, Inc. | CMOS image sensor and method of fabrication |
US6919219B2 (en) * | 2002-11-21 | 2005-07-19 | Texas Instruments Incorporated | Photon-blocking layer |
US6806521B2 (en) * | 2003-01-08 | 2004-10-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated high performance MOS tunneling LED in ULSI technology |
DE602004021985D1 (en) * | 2003-03-25 | 2009-08-27 | Panasonic Corp | Image pickup avoiding detail loss of shady areas |
JP2004304012A (en) * | 2003-03-31 | 2004-10-28 | Matsushita Electric Ind Co Ltd | Solid state image pickup device and its manufacturing method |
KR100523671B1 (en) | 2003-04-30 | 2005-10-24 | 매그나칩 반도체 유한회사 | Cmos image sensor with double gateoxide and method of fabricating the same |
JP4207659B2 (en) * | 2003-05-16 | 2009-01-14 | ソニー株式会社 | Solid-state imaging device, driving method thereof, and camera device |
US6847051B2 (en) * | 2003-05-23 | 2005-01-25 | Micron Technology, Inc. | Elevated photodiode in an image sensor |
US7075049B2 (en) * | 2003-06-11 | 2006-07-11 | Micron Technology, Inc. | Dual conversion gain imagers |
US7071505B2 (en) * | 2003-06-16 | 2006-07-04 | Micron Technology, Inc. | Method and apparatus for reducing imager floating diffusion leakage |
US7009227B2 (en) * | 2003-06-16 | 2006-03-07 | Micron Technology, Inc. | Photodiode structure and image pixel structure |
US7105793B2 (en) * | 2003-07-02 | 2006-09-12 | Micron Technology, Inc. | CMOS pixels for ALC and CDS and methods of forming the same |
US7250647B2 (en) * | 2003-07-03 | 2007-07-31 | Micron Technology, Inc. | Asymmetrical transistor for imager device |
US6927432B2 (en) * | 2003-08-13 | 2005-08-09 | Motorola, Inc. | Vertically integrated photosensor for CMOS imagers |
US7456885B2 (en) * | 2003-08-22 | 2008-11-25 | Micron Technology, Inc. | Per column one-bit ADC for image sensors |
US7064406B2 (en) | 2003-09-03 | 2006-06-20 | Micron Technology, Inc. | Supression of dark current in a photosensor for imaging |
US7115855B2 (en) | 2003-09-05 | 2006-10-03 | Micron Technology, Inc. | Image sensor having pinned floating diffusion diode |
US7253392B2 (en) | 2003-09-08 | 2007-08-07 | Micron Technology, Inc. | Image sensor with photo diode gate |
JP4161855B2 (en) * | 2003-09-10 | 2008-10-08 | ソニー株式会社 | Solid-state imaging device, drive control method, and drive control device |
US20050057680A1 (en) * | 2003-09-16 | 2005-03-17 | Agan Martin J. | Method and apparatus for controlling integration time in imagers |
US7057220B2 (en) * | 2003-10-09 | 2006-06-06 | Micron Technology, Inc. | Ultrashallow photodiode using indium |
US7476562B2 (en) * | 2003-10-09 | 2009-01-13 | Aptina Imaging Corporation | Gapless microlens array and method of fabrication |
US7199931B2 (en) * | 2003-10-09 | 2007-04-03 | Micron Technology, Inc. | Gapless microlens array and method of fabrication |
US7560295B2 (en) * | 2003-10-09 | 2009-07-14 | Aptina Imaging Corporation | Methods for creating gapless inner microlenses, arrays of microlenses, and imagers having same |
US7227692B2 (en) * | 2003-10-09 | 2007-06-05 | Micron Technology, Inc | Method and apparatus for balancing color response of imagers |
US7081608B2 (en) * | 2003-10-15 | 2006-07-25 | Micron Technology, Inc. | Pixel with differential readout |
US6998657B2 (en) * | 2003-10-21 | 2006-02-14 | Micron Technology, Inc. | Single poly CMOS imager |
US7164161B2 (en) * | 2003-11-18 | 2007-01-16 | Micron Technology, Inc. | Method of formation of dual gate structure for imagers |
KR20050068901A (en) * | 2003-12-30 | 2005-07-05 | 동부아남반도체 주식회사 | Method for fabricating a non-volatile memory device |
KR100603247B1 (en) * | 2003-12-31 | 2006-07-20 | 동부일렉트로닉스 주식회사 | CMOS Image sensor and its fabricating method |
US6900507B1 (en) * | 2004-01-07 | 2005-05-31 | Micron Technology, Inc. | Apparatus with silicide on conductive structures |
JP4616565B2 (en) * | 2004-02-16 | 2011-01-19 | パナソニック株式会社 | Semiconductor device and manufacturing method thereof |
US7037764B2 (en) * | 2004-02-26 | 2006-05-02 | Micron Technology, Inc. | Method of forming a contact in a pixel cell |
US7332703B2 (en) * | 2004-03-22 | 2008-02-19 | Micron Technology, Inc. | Imaging structure including a pixel with multiple signal readout circuits and methods of operation for imaging structure |
US20050243193A1 (en) * | 2004-04-30 | 2005-11-03 | Bob Gove | Suppression of row-wise noise in an imager |
US7122819B2 (en) * | 2004-05-06 | 2006-10-17 | Micron Technology, Inc. | Method and apparatus for imager die package quality testing |
US7605852B2 (en) | 2004-05-17 | 2009-10-20 | Micron Technology, Inc. | Real-time exposure control for automatic light control |
KR100674908B1 (en) * | 2004-06-01 | 2007-01-26 | 삼성전자주식회사 | CMOS image device improved fill factor |
US20050274988A1 (en) * | 2004-06-01 | 2005-12-15 | Hong Sungkwon C | Imager with reflector mirrors |
US20050274994A1 (en) * | 2004-06-14 | 2005-12-15 | Rhodes Howard E | High dielectric constant spacer for imagers |
US7535042B2 (en) * | 2004-07-01 | 2009-05-19 | Aptina Imaging Corporation | Pixel cell with a controlled output signal knee characteristic response |
KR100570819B1 (en) * | 2004-07-07 | 2006-04-12 | 삼성전자주식회사 | Methods of fabricating pixels of an image sensor having photo diodes self-aligned and overlapped with transfer gate electrodes and pixels of an image sensor fabricated thereby |
US7652703B2 (en) * | 2004-07-12 | 2010-01-26 | Micron Technology, Inc. | Dual panel pixel readout in an imager |
US20060006915A1 (en) * | 2004-07-12 | 2006-01-12 | Hai Yan | Signal slew rate control for image sensors |
US7372493B2 (en) * | 2004-07-12 | 2008-05-13 | Micron Technology, Inc. | Column-wise clamp voltage driver for suppression of noise in an imager |
US7385167B2 (en) * | 2004-07-19 | 2008-06-10 | Micron Technology, Inc. | CMOS front end process compatible low stress light shield |
US7880255B2 (en) * | 2004-07-19 | 2011-02-01 | Micron Technology, Inc. | Pixel cell having a grated interface |
KR101115092B1 (en) * | 2004-07-29 | 2012-02-28 | 인텔렉츄얼 벤처스 투 엘엘씨 | Image sensor with improved charge transfer efficiency and method for fabrication thereof |
US7238977B2 (en) * | 2004-08-19 | 2007-07-03 | Micron Technology, Inc. | Wide dynamic range sensor having a pinned diode with multiple pinned voltages |
US7335963B2 (en) * | 2004-08-25 | 2008-02-26 | Micron Technology, Inc. | Light block for pixel arrays |
US7386186B2 (en) * | 2004-08-27 | 2008-06-10 | Micron Technology, Inc. | Apparatus and method for processing images |
JP2006103624A (en) * | 2004-10-08 | 2006-04-20 | Hitachi Ltd | Lid unit for fuel tank |
US7193289B2 (en) * | 2004-11-30 | 2007-03-20 | International Business Machines Corporation | Damascene copper wiring image sensor |
US7446807B2 (en) * | 2004-12-03 | 2008-11-04 | Micron Technology, Inc. | Imager pixel with capacitance for boosting reset voltage |
US20060152601A1 (en) * | 2005-01-13 | 2006-07-13 | Micron Technology, Inc. | Low cost digital camera with one-time programmable memory |
US7378635B2 (en) * | 2005-02-11 | 2008-05-27 | Micron Technology, Inc. | Method and apparatus for dark current and hot pixel reduction in active pixel image sensors |
US20060183323A1 (en) * | 2005-02-14 | 2006-08-17 | Omnivision Technologies, Inc. | Salicide process using CMP for image sensor |
US20060187329A1 (en) * | 2005-02-24 | 2006-08-24 | Micron Technology, Inc. | Clamped capacitor readout noise rejection circuit for imagers |
US7701493B2 (en) * | 2005-02-28 | 2010-04-20 | Micron Technology, Inc. | Imager row-wise noise correction |
US7202543B2 (en) * | 2005-03-07 | 2007-04-10 | Micron Technology, Inc. | Method and structure to reduce optical crosstalk in a solid state imager |
US7297917B2 (en) * | 2005-03-24 | 2007-11-20 | Micron Technology, Inc. | Readout technique for increasing or maintaining dynamic range in image sensors |
US7718459B2 (en) * | 2005-04-15 | 2010-05-18 | Aptina Imaging Corporation | Dual conversion gain pixel using Schottky and ohmic contacts to the floating diffusion region and methods of fabrication and operation |
US7659928B2 (en) * | 2005-04-21 | 2010-02-09 | Aptina Imaging Corporation | Apparatus and method for providing anti-eclipse operation for imaging sensors |
US7851798B2 (en) * | 2005-05-04 | 2010-12-14 | Micron Technology, Inc. | Method and apparatus for dark current and blooming suppression in 4T CMOS imager pixel |
US20060255381A1 (en) * | 2005-05-10 | 2006-11-16 | Micron Technology, Inc. | Pixel with gate contacts over active region and method of forming same |
US7355222B2 (en) * | 2005-05-19 | 2008-04-08 | Micron Technology, Inc. | Imaging device having a pixel cell with a transparent conductive interconnect line and the method of making the pixel cell |
US20060261385A1 (en) * | 2005-05-23 | 2006-11-23 | Micron Technology, Inc. | Phase shift transparent structures for imaging devices |
US7808063B2 (en) | 2005-05-26 | 2010-10-05 | Micron Technology, Inc. | Structure and method for FPN reduction in imaging devices |
US7534982B2 (en) * | 2005-06-09 | 2009-05-19 | Micron Technology, Inc. | Reduced imager crosstalk and pixel noise using extended buried contacts |
JP4785433B2 (en) | 2005-06-10 | 2011-10-05 | キヤノン株式会社 | Solid-state imaging device |
JP2006352341A (en) * | 2005-06-14 | 2006-12-28 | Micron Technol Inc | Anti-eclipse circuit and operation method thereof |
US20070001100A1 (en) * | 2005-06-30 | 2007-01-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Light reflection for backside illuminated sensor |
US7639937B2 (en) * | 2005-07-08 | 2009-12-29 | Aptina Imaging Corporation | Method and apparatus for auto focusing an imaging device |
US7271025B2 (en) * | 2005-07-12 | 2007-09-18 | Micron Technology, Inc. | Image sensor with SOI substrate |
US7449736B2 (en) * | 2005-07-12 | 2008-11-11 | Micron Technology, Inc. | Pixel with transfer gate with no isolation edge |
KR100660549B1 (en) * | 2005-07-13 | 2006-12-22 | 삼성전자주식회사 | Image sensor and method of manufacturing the same |
KR20070009829A (en) * | 2005-07-14 | 2007-01-19 | 동부일렉트로닉스 주식회사 | Cmos image sensor |
US20070012962A1 (en) * | 2005-07-18 | 2007-01-18 | Omnivision Technologies, Inc. | Method for making image sensor with reduced etching damage |
US7432540B2 (en) * | 2005-08-01 | 2008-10-07 | Micron Technology, Inc. | Dual conversion gain gate and capacitor combination |
US7796180B2 (en) * | 2005-08-03 | 2010-09-14 | Aptina Imaging Corporation | Method for calculating circular symmetrical microlens/color filter array shift |
US7576361B2 (en) * | 2005-08-03 | 2009-08-18 | Aptina Imaging Corporation | Backside silicon wafer design reducing image artifacts from infrared radiation |
US20070035649A1 (en) * | 2005-08-10 | 2007-02-15 | Micron Technology, Inc. | Image pixel reset through dual conversion gain gate |
US7265328B2 (en) * | 2005-08-22 | 2007-09-04 | Micron Technology, Inc. | Method and apparatus providing an optical guide for an imager pixel having a ring of air-filled spaced slots around a photosensor |
US7453054B2 (en) * | 2005-08-23 | 2008-11-18 | Aptina Imaging Corporation | Method and apparatus for calibrating parallel readout paths in imagers |
US7808023B2 (en) * | 2005-08-24 | 2010-10-05 | Aptina Imaging Corporation | Method and apparatus providing integrated color pixel with buried sub-wavelength gratings in solid state imagers |
US7511257B2 (en) * | 2005-08-24 | 2009-03-31 | Aptina Imaging Corporation | Method and apparatus providing and optical guide in image sensor devices |
US20070045668A1 (en) * | 2005-08-26 | 2007-03-01 | Micron Technology, Inc. | Vertical anti-blooming control and cross-talk reduction for imagers |
US7315014B2 (en) * | 2005-08-30 | 2008-01-01 | Micron Technology, Inc. | Image sensors with optical trench |
KR100649034B1 (en) * | 2005-09-21 | 2006-11-27 | 동부일렉트로닉스 주식회사 | Method for manufacturing of cmos image |
WO2007057048A1 (en) * | 2005-11-21 | 2007-05-24 | Freescale Semiconductor, Inc. | Method for forming a semiconductor device having a salicide layer |
US7608875B2 (en) * | 2005-11-30 | 2009-10-27 | Aptina Imaging Corporation | Method and apparatus for blocking light to peripheral circuitry of an imager device |
US7848569B2 (en) * | 2005-12-14 | 2010-12-07 | Micron Technology, Inc. | Method and apparatus providing automatic color balancing for digital imaging systems |
KR100724255B1 (en) | 2005-12-27 | 2007-05-31 | 매그나칩 반도체 유한회사 | Cmos image sensor |
US7619266B2 (en) * | 2006-01-09 | 2009-11-17 | Aptina Imaging Corporation | Image sensor with improved surface depletion |
US7675080B2 (en) * | 2006-01-10 | 2010-03-09 | Aptina Imaging Corp. | Uniform color filter arrays in a moat |
US7626626B2 (en) * | 2006-01-13 | 2009-12-01 | Micron Technology, Inc. | Method and apparatus providing pixel storage gate charge sensing for electronic stabilization in imagers |
US7612813B2 (en) * | 2006-02-03 | 2009-11-03 | Aptina Imaging Corporation | Auto exposure for digital imagers |
US7629661B2 (en) * | 2006-02-10 | 2009-12-08 | Noble Peak Vision Corp. | Semiconductor devices with photoresponsive components and metal silicide light blocking structures |
US7474846B2 (en) * | 2006-02-15 | 2009-01-06 | Micron Technology, Inc. | Method and apparatus of determining the best focus position of a lens |
US20070205354A1 (en) * | 2006-03-06 | 2007-09-06 | Micron Technology, Inc. | Image sensor light shield |
US7538304B2 (en) * | 2006-03-30 | 2009-05-26 | Aptina Imaging Corporation | Reducing noise in an imager by sampling signals with a plurality of capacitances connected to an output line |
US7605440B2 (en) * | 2006-04-07 | 2009-10-20 | Aptina Imaging Corporation | Pixel cell isolation of charge storage and floating diffusion regions using doped wells |
US7955764B2 (en) * | 2006-04-07 | 2011-06-07 | Micron Technology, Inc. | Methods to make sidewall light shields for color filter array |
US7799491B2 (en) * | 2006-04-07 | 2010-09-21 | Aptina Imaging Corp. | Color filter array and imaging device containing such color filter array and method of fabrication |
US7368698B2 (en) * | 2006-04-12 | 2008-05-06 | Micron Technology, Inc. | Imaging device with reduced row readout time and method of operating the same |
KR100772316B1 (en) * | 2006-04-28 | 2007-10-31 | 매그나칩 반도체 유한회사 | Method of manufacturing cmos image sensor with prlasma damage free photodiode |
US7638852B2 (en) * | 2006-05-09 | 2009-12-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of making wafer structure for backside illuminated color image sensor |
US8704277B2 (en) * | 2006-05-09 | 2014-04-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Spectrally efficient photodiode for backside illuminated sensor |
US7612319B2 (en) * | 2006-06-09 | 2009-11-03 | Aptina Imaging Corporation | Method and apparatus providing a microlens for an image sensor |
US7791170B2 (en) | 2006-07-10 | 2010-09-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of making a deep junction for electrical crosstalk reduction of an image sensor |
US7619671B2 (en) * | 2006-07-18 | 2009-11-17 | Aptina Imaging Corporation | Method, apparatus and system for charge injection suppression in active pixel sensors |
GB2441161B (en) * | 2006-08-24 | 2009-01-07 | Micron Technology Inc | Method, apparatus, and system providing power supply independent imager output driver having a constant slew rate |
US7969490B2 (en) * | 2006-08-25 | 2011-06-28 | Micron Technology, Inc. | Method, apparatus, and system providing an imager with pixels having extended dynamic range |
US8610806B2 (en) | 2006-08-28 | 2013-12-17 | Micron Technology, Inc. | Color filter array, imagers and systems having same, and methods of fabrication and use thereof |
US7696545B2 (en) * | 2006-08-29 | 2010-04-13 | Micron Technology, Inc. | Skimmed charge capture and charge packet removal for increased effective pixel photosensor full well capacity |
US7514716B2 (en) * | 2006-08-29 | 2009-04-07 | Aptina Imaging Corporation | In-pixel analog memory with non-destructive read sense circuit for high dynamic range global shutter pixel operation |
US7944485B2 (en) * | 2006-08-30 | 2011-05-17 | Micron Technology, Inc. | Method, apparatus and system for dynamic range estimation of imaged scenes |
US7369072B2 (en) * | 2006-08-31 | 2008-05-06 | Micron Technology, Inc. | Method and apparatus for calibrating imaging device circuits |
US7965444B2 (en) * | 2006-08-31 | 2011-06-21 | Micron Technology, Inc. | Method and apparatus to improve filter characteristics of optical filters |
US20080054320A1 (en) * | 2006-08-31 | 2008-03-06 | Micron Technology, Inc. | Method, apparatus and system providing suppression of noise in a digital imager |
US7663165B2 (en) * | 2006-08-31 | 2010-02-16 | Aptina Imaging Corporation | Transparent-channel thin-film transistor-based pixels for high-performance image sensors |
US7675097B2 (en) | 2006-12-01 | 2010-03-09 | International Business Machines Corporation | Silicide strapping in imager transfer gate device |
US7763913B2 (en) | 2006-12-12 | 2010-07-27 | Aptina Imaging Corporation | Imaging method, apparatus, and system providing improved imager quantum efficiency |
US20080170228A1 (en) * | 2007-01-17 | 2008-07-17 | Micron Technology, Inc. | Method and apparatus for wafer level calibration of imaging sensors |
US7696546B2 (en) * | 2007-01-19 | 2010-04-13 | Panasonic Corporation | Solid-state imaging device having wiring layer which includes lamination of silicide layer in order to reduce wiring resistance, and manufacturing method for the same |
US8101903B2 (en) | 2007-01-23 | 2012-01-24 | Micron Technology, Inc. | Method, apparatus and system providing holographic layer as micro-lens and color filter array in an imager |
US20080204580A1 (en) * | 2007-02-28 | 2008-08-28 | Micron Technology, Inc. | Method, apparatus and system providing imaging device with color filter array |
US20080239111A1 (en) * | 2007-03-26 | 2008-10-02 | Micron Technology, Inc. | Method and appratus for dark current compensation of imaging sensors |
US8502898B2 (en) * | 2007-04-23 | 2013-08-06 | Micron Technology, Inc. | Method, apparatus, and system providing a rectilinear pixel grid with radially scaled pixels |
US7768047B2 (en) * | 2007-05-10 | 2010-08-03 | Micron Technology, Inc. | Imager element, device and system with recessed transfer gate |
US7920171B2 (en) * | 2007-05-18 | 2011-04-05 | Aptina Imaging Corporation | Methods and apparatuses for vignetting correction in image signals |
US7656000B2 (en) * | 2007-05-24 | 2010-02-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Photodetector for backside-illuminated sensor |
US7876957B2 (en) * | 2007-05-31 | 2011-01-25 | Aptina Imaging Corporation | Methods and apparatuses that reduce noise in image signals |
US7884871B2 (en) * | 2007-06-15 | 2011-02-08 | Aptina Imaging Corporation | Images with high speed digital frame transfer and frame processing |
US7642580B2 (en) * | 2007-06-20 | 2010-01-05 | Apitina Imaging Corporation | Imager pixel structure and circuit |
US8736726B2 (en) | 2007-06-27 | 2014-05-27 | Micron Technology, Inc. | Pixel to pixel charge copier circuit apparatus, systems, and methods |
US20090040326A1 (en) * | 2007-08-09 | 2009-02-12 | Micron Technology, Inc | Methods and apparatuses for supplying current using a digital sequence |
US7964929B2 (en) * | 2007-08-23 | 2011-06-21 | Aptina Imaging Corporation | Method and apparatus providing imager pixels with shared pixel components |
US7531373B2 (en) * | 2007-09-19 | 2009-05-12 | Micron Technology, Inc. | Methods of forming a conductive interconnect in a pixel of an imager and in other integrated circuitry |
US7999342B2 (en) | 2007-09-24 | 2011-08-16 | Taiwan Semiconductor Manufacturing Company, Ltd | Image sensor element for backside-illuminated sensor |
US7569803B2 (en) * | 2007-10-04 | 2009-08-04 | Aptina Imaging Corporation | Biasing apparatus, systems, and methods |
US8086034B2 (en) * | 2008-02-05 | 2011-12-27 | Aptina Imaging Corporation | System and method for reducing color artifacts in digital images |
US8270713B2 (en) * | 2007-10-16 | 2012-09-18 | Aptina Imaging Corporation | Method and apparatus providing hardware-efficient demosaicing of image data |
US7859580B2 (en) | 2007-10-16 | 2010-12-28 | Aptina Imaging Corporation | Method and apparatus for anisotropic demosaicing of image data |
US8131072B2 (en) * | 2007-11-26 | 2012-03-06 | Aptina Imaging Corporation | Method and apparatus for reducing image artifacts based on aperture-driven color kill with color saturation assessment |
US8130300B2 (en) | 2007-12-20 | 2012-03-06 | Aptina Imaging Corporation | Imager method and apparatus having combined select signals |
US7881595B2 (en) * | 2007-12-21 | 2011-02-01 | Aptina Imaging Corporation | Image stabilization device and method |
US7924317B2 (en) * | 2008-03-12 | 2011-04-12 | Aptina Imaging Corporation | Method and apparatus for reducing motion blur in digital images |
US7729055B2 (en) * | 2008-03-20 | 2010-06-01 | Aptina Imaging Corporation | Method and apparatus providing concave microlenses for semiconductor imaging devices |
US8129764B2 (en) | 2008-06-11 | 2012-03-06 | Aptina Imaging Corporation | Imager devices having differing gate stack sidewall spacers, method for forming such imager devices, and systems including such imager devices |
US9131142B2 (en) | 2009-07-17 | 2015-09-08 | Nikon Corporation | Focusing device and camera |
US8487394B2 (en) * | 2009-10-27 | 2013-07-16 | Kabushiki Kaisha Toshiba | Solid-state imaging device and method of manufacturing the same |
US9153621B2 (en) | 2010-01-12 | 2015-10-06 | Himax Imaging, Inc. | Process of forming a back side illumination image sensor |
US8237207B2 (en) * | 2010-01-12 | 2012-08-07 | Himax Imaging, Inc. | Back side illumination image sensor and a process thereof |
US9406621B2 (en) | 2010-06-10 | 2016-08-02 | Texas Instruments Incorporated | Ultraviolet energy shield for non-volatile charge storage memory |
US8492214B2 (en) | 2011-03-18 | 2013-07-23 | International Business Machines Corporation | Damascene metal gate and shield structure, methods of manufacture and design structures |
EP2708021B1 (en) | 2011-05-12 | 2019-07-10 | DePuy Synthes Products, Inc. | Image sensor with tolerance optimizing interconnects |
JP5508355B2 (en) * | 2011-07-26 | 2014-05-28 | シャープ株式会社 | Solid-state imaging device, manufacturing method thereof, and electronic information device |
JP5963449B2 (en) * | 2012-01-16 | 2016-08-03 | キヤノン株式会社 | Method for manufacturing photoelectric conversion device |
JP5991739B2 (en) | 2012-06-15 | 2016-09-14 | キヤノン株式会社 | Solid-state imaging device, manufacturing method thereof, and camera |
US8980676B2 (en) * | 2012-06-25 | 2015-03-17 | Raytheon Company | Fabrication of window cavity cap structures in wafer level packaging |
CN104619237B (en) | 2012-07-26 | 2018-03-30 | 德普伊辛迪斯制品公司 | The pulse modulated illumination schemes of YCBCR in light deficiency environment |
EP2877079B1 (en) | 2012-07-26 | 2021-04-21 | DePuy Synthes Products, Inc. | Camera system with minimal area monolithic cmos image sensor |
CA2902319A1 (en) | 2013-02-28 | 2014-09-04 | Olive Medical Corporation | Videostroboscopy of vocal chords with cmos sensors |
EP2967286B1 (en) | 2013-03-15 | 2021-06-23 | DePuy Synthes Products, Inc. | Minimize image sensor i/o and conductor counts in endoscope applications |
US10517469B2 (en) | 2013-03-15 | 2019-12-31 | DePuy Synthes Products, Inc. | Image sensor synchronization without input clock and data transmission clock |
CN105336750B (en) * | 2014-06-04 | 2018-06-29 | 无锡华润上华科技有限公司 | Semiconductor devices and preparation method thereof |
US9147711B1 (en) * | 2014-06-16 | 2015-09-29 | Amazon Technologies, Inc. | Camera module including flip chip image sensor |
US11355537B2 (en) * | 2019-10-16 | 2022-06-07 | Omnivision Technologies, Inc. | Vertical gate structure and layout in a CMOS image sensor |
Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4374700A (en) * | 1981-05-29 | 1983-02-22 | Texas Instruments Incorporated | Method of manufacturing silicide contacts for CMOS devices |
US4816424A (en) * | 1983-03-25 | 1989-03-28 | Fujitsu Limited | Method of producing semiconductor device having multilayer conductive lines |
US5055667A (en) * | 1990-06-21 | 1991-10-08 | Loral Fairchild Corporation | Non-linear photosite response in CCD imagers |
US5319604A (en) * | 1990-05-08 | 1994-06-07 | Texas Instruments Incorporated | Circuitry and method for selectively switching negative voltages in CMOS integrated circuits |
US5461425A (en) * | 1994-02-15 | 1995-10-24 | Stanford University | CMOS image sensor with pixel level A/D conversion |
US5471515A (en) * | 1994-01-28 | 1995-11-28 | California Institute Of Technology | Active pixel sensor with intra-pixel charge transfer |
US5541402A (en) * | 1994-10-17 | 1996-07-30 | At&T Corp. | Imaging active pixel device having a non-destructive read-out gate |
US5576763A (en) * | 1994-11-22 | 1996-11-19 | Lucent Technologies Inc. | Single-polysilicon CMOS active pixel |
US5612799A (en) * | 1990-11-26 | 1997-03-18 | Semiconductor Energy Laboratory Co., Inc. | Active matrix type electro-optical device |
US5614744A (en) * | 1995-08-04 | 1997-03-25 | National Semiconductor Corporation | CMOS-based, low leakage active pixel array with anti-blooming isolation |
US5625210A (en) * | 1995-04-13 | 1997-04-29 | Eastman Kodak Company | Active pixel sensor integrated with a pinned photodiode |
US5705846A (en) * | 1995-07-31 | 1998-01-06 | National Semiconductor Corporation | CMOS-compatible active pixel image array using vertical pnp cell |
US5708263A (en) * | 1995-12-27 | 1998-01-13 | International Business Machines Corporation | Photodetector array |
US5739562A (en) * | 1995-08-01 | 1998-04-14 | Lucent Technologies Inc. | Combined photogate and photodiode active pixel image sensor |
US5754224A (en) * | 1994-02-03 | 1998-05-19 | Nikon Corporation | Image sensor system and method |
US5757045A (en) * | 1996-07-17 | 1998-05-26 | Taiwan Semiconductor Manufacturing Company Ltd. | CMOS device structure with reduced risk of salicide bridging and reduced resistance via use of a ultra shallow, junction extension, ion implantation |
US5909041A (en) * | 1997-11-21 | 1999-06-01 | Xerox Corporation | Photogate sensor with improved responsivity |
US6023081A (en) * | 1997-11-14 | 2000-02-08 | Motorola, Inc. | Semiconductor image sensor |
US6037196A (en) * | 1995-11-30 | 2000-03-14 | Siemens Aktiengesellschaft | Process for producing an integrated circuit device with at least one MOS transistor |
US6040593A (en) * | 1998-06-29 | 2000-03-21 | Hyundai Electronics Industries Co., Ltd. | Image sensor having self-aligned silicide layer |
US6160282A (en) * | 1998-04-21 | 2000-12-12 | Foveon, Inc. | CMOS image sensor employing silicide exclusion mask to reduce leakage and improve performance |
US6184055B1 (en) * | 1998-02-28 | 2001-02-06 | Hyundai Electronics Industries Co., Ltd. | CMOS image sensor with equivalent potential diode and method for fabricating the same |
US6504195B2 (en) * | 2000-12-29 | 2003-01-07 | Eastman Kodak Company | Alternate method for photodiode formation in CMOS image sensors |
US6611013B2 (en) * | 1999-08-16 | 2003-08-26 | Micron Technology, Inc. | CMOS imager with selectively silicided gates |
US6697111B1 (en) * | 1998-04-08 | 2004-02-24 | Ess Technology, Inc. | Compact low-noise active pixel sensor with progressive row reset |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5247198A (en) * | 1988-09-20 | 1993-09-21 | Hitachi, Ltd. | Semiconductor integrated circuit device with multiplayered wiring |
KR100259063B1 (en) * | 1992-06-12 | 2000-06-15 | 김영환 | Ccd image device |
JP2727966B2 (en) * | 1994-06-06 | 1998-03-18 | 日本電気株式会社 | Method for manufacturing semiconductor device |
US5652150A (en) * | 1995-06-07 | 1997-07-29 | Texas Instruments Incorporated | Hybrid CCD imaging |
US5986297A (en) * | 1996-05-22 | 1999-11-16 | Eastman Kodak Company | Color active pixel sensor with electronic shuttering, anti-blooming and low cross-talk |
JP3219036B2 (en) * | 1997-11-11 | 2001-10-15 | 日本電気株式会社 | Solid-state imaging device |
US6338988B1 (en) * | 1999-09-30 | 2002-01-15 | International Business Machines Corporation | Method for fabricating self-aligned thin-film transistors to define a drain and source in a single photolithographic step |
US7898010B2 (en) * | 2004-07-01 | 2011-03-01 | Micron Technology, Inc. | Transparent conductor based pinned photodiode |
-
1999
- 1999-08-16 US US09/374,990 patent/US6333205B1/en not_active Expired - Lifetime
-
2001
- 2001-02-07 US US09/777,890 patent/US6611013B2/en not_active Expired - Lifetime
-
2003
- 2003-07-14 US US10/617,706 patent/US6930337B2/en not_active Expired - Fee Related
-
2005
- 2005-03-14 US US11/078,709 patent/US7348613B2/en not_active Expired - Fee Related
-
2006
- 2006-10-24 US US11/585,199 patent/US20070034983A1/en not_active Abandoned
-
2007
- 2007-05-08 US US11/797,870 patent/US7405101B2/en not_active Expired - Fee Related
-
2009
- 2009-11-16 US US12/619,296 patent/US20100079645A1/en not_active Abandoned
- 2009-11-16 US US12/619,282 patent/US20100059662A1/en not_active Abandoned
-
2011
- 2011-11-22 US US13/302,810 patent/US20120062762A1/en not_active Abandoned
Patent Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4374700A (en) * | 1981-05-29 | 1983-02-22 | Texas Instruments Incorporated | Method of manufacturing silicide contacts for CMOS devices |
US4816424A (en) * | 1983-03-25 | 1989-03-28 | Fujitsu Limited | Method of producing semiconductor device having multilayer conductive lines |
US5319604A (en) * | 1990-05-08 | 1994-06-07 | Texas Instruments Incorporated | Circuitry and method for selectively switching negative voltages in CMOS integrated circuits |
US5055667A (en) * | 1990-06-21 | 1991-10-08 | Loral Fairchild Corporation | Non-linear photosite response in CCD imagers |
US5612799A (en) * | 1990-11-26 | 1997-03-18 | Semiconductor Energy Laboratory Co., Inc. | Active matrix type electro-optical device |
US5471515A (en) * | 1994-01-28 | 1995-11-28 | California Institute Of Technology | Active pixel sensor with intra-pixel charge transfer |
US5754224A (en) * | 1994-02-03 | 1998-05-19 | Nikon Corporation | Image sensor system and method |
US5461425A (en) * | 1994-02-15 | 1995-10-24 | Stanford University | CMOS image sensor with pixel level A/D conversion |
US5541402A (en) * | 1994-10-17 | 1996-07-30 | At&T Corp. | Imaging active pixel device having a non-destructive read-out gate |
US5576763A (en) * | 1994-11-22 | 1996-11-19 | Lucent Technologies Inc. | Single-polysilicon CMOS active pixel |
US5625210A (en) * | 1995-04-13 | 1997-04-29 | Eastman Kodak Company | Active pixel sensor integrated with a pinned photodiode |
US5705846A (en) * | 1995-07-31 | 1998-01-06 | National Semiconductor Corporation | CMOS-compatible active pixel image array using vertical pnp cell |
US5739562A (en) * | 1995-08-01 | 1998-04-14 | Lucent Technologies Inc. | Combined photogate and photodiode active pixel image sensor |
US5614744A (en) * | 1995-08-04 | 1997-03-25 | National Semiconductor Corporation | CMOS-based, low leakage active pixel array with anti-blooming isolation |
US6037196A (en) * | 1995-11-30 | 2000-03-14 | Siemens Aktiengesellschaft | Process for producing an integrated circuit device with at least one MOS transistor |
US5708263A (en) * | 1995-12-27 | 1998-01-13 | International Business Machines Corporation | Photodetector array |
US5757045A (en) * | 1996-07-17 | 1998-05-26 | Taiwan Semiconductor Manufacturing Company Ltd. | CMOS device structure with reduced risk of salicide bridging and reduced resistance via use of a ultra shallow, junction extension, ion implantation |
US6023081A (en) * | 1997-11-14 | 2000-02-08 | Motorola, Inc. | Semiconductor image sensor |
US5909041A (en) * | 1997-11-21 | 1999-06-01 | Xerox Corporation | Photogate sensor with improved responsivity |
US6184055B1 (en) * | 1998-02-28 | 2001-02-06 | Hyundai Electronics Industries Co., Ltd. | CMOS image sensor with equivalent potential diode and method for fabricating the same |
US6697111B1 (en) * | 1998-04-08 | 2004-02-24 | Ess Technology, Inc. | Compact low-noise active pixel sensor with progressive row reset |
US6160282A (en) * | 1998-04-21 | 2000-12-12 | Foveon, Inc. | CMOS image sensor employing silicide exclusion mask to reduce leakage and improve performance |
US6040593A (en) * | 1998-06-29 | 2000-03-21 | Hyundai Electronics Industries Co., Ltd. | Image sensor having self-aligned silicide layer |
US6611013B2 (en) * | 1999-08-16 | 2003-08-26 | Micron Technology, Inc. | CMOS imager with selectively silicided gates |
US6504195B2 (en) * | 2000-12-29 | 2003-01-07 | Eastman Kodak Company | Alternate method for photodiode formation in CMOS image sensors |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130062504A1 (en) * | 2010-06-02 | 2013-03-14 | Sony Corporation | Semiconductor device, solid-state imaging device, and camera system |
US10418394B2 (en) * | 2010-06-02 | 2019-09-17 | Sony Corporation | Semiconductor device, solid-state imaging device, and camera system |
US11616089B2 (en) | 2010-06-02 | 2023-03-28 | Sony Corporation | Semiconductor device, solid-state imaging device, and camera system |
US20150163428A1 (en) * | 2013-12-05 | 2015-06-11 | OmniVision Tecnhologies, Inc. | Image Sensor Having NMOS Source Follower With P-Type Doping In Polysilicon Gate |
US9319613B2 (en) * | 2013-12-05 | 2016-04-19 | Omnivision Technologies, Inc. | Image sensor having NMOS source follower with P-type doping in polysilicon gate |
Also Published As
Publication number | Publication date |
---|---|
US20060022233A1 (en) | 2006-02-02 |
US20120062762A1 (en) | 2012-03-15 |
US6333205B1 (en) | 2001-12-25 |
US20010012225A1 (en) | 2001-08-09 |
US6611013B2 (en) | 2003-08-26 |
US7405101B2 (en) | 2008-07-29 |
US20070210360A1 (en) | 2007-09-13 |
US7348613B2 (en) | 2008-03-25 |
US20040104412A1 (en) | 2004-06-03 |
US6930337B2 (en) | 2005-08-16 |
US20070034983A1 (en) | 2007-02-15 |
US20100059662A1 (en) | 2010-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6333205B1 (en) | CMOS imager with selectively silicided gates | |
US6376868B1 (en) | Multi-layered gate for a CMOS imager | |
US7224009B2 (en) | Method for forming a low leakage contact in a CMOS imager | |
US6232626B1 (en) | Trench photosensor for a CMOS imager | |
US6611037B1 (en) | Multi-trench region for accumulation of photo-generated charge in a CMOS imager | |
US6630701B1 (en) | Buried channel CMOS imager and method of forming same | |
US6787819B2 (en) | Retrograde well structure for a CMOS imager | |
US6291280B1 (en) | CMOS imager cell having a buried contact and method of fabrication | |
US6465786B1 (en) | Deep infrared photodiode for a CMOS imager | |
US20050012124A1 (en) | CMOS imager with a self-aligned buried contact | |
US20030089929A1 (en) | Trench photosensor for a CMOS imager | |
US8105858B2 (en) | CMOS imager having a nitride dielectric |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |