US20100077200A1 - Method and apparatus for switching performance - Google Patents
Method and apparatus for switching performance Download PDFInfo
- Publication number
- US20100077200A1 US20100077200A1 US12/626,942 US62694209A US2010077200A1 US 20100077200 A1 US20100077200 A1 US 20100077200A1 US 62694209 A US62694209 A US 62694209A US 2010077200 A1 US2010077200 A1 US 2010077200A1
- Authority
- US
- United States
- Prior art keywords
- performance
- cpu
- circuit
- threshold
- performance status
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
- Electronic Switches (AREA)
Abstract
A method and an apparatus for switching performance are provided. The method includes: providing a performance adjustable circuit working at a specific threshold frequency; determining a working power supply of the performance adjustable circuit; when the working power supply is higher or lower than a specific threshold level range corresponding to the specific threshold, adjusting the performance adjustable circuit to work at another specific threshold frequency.
Description
- This is a continuation application of and claims the priority benefit of patent application Ser. No. 11/746,653, filed on May 10, 2007, which claims the priority benefit of Taiwan application Serial No. 95116720, filed on May 11, 2006. The entirety of each of the above-mentioned patent applications is hereby incorporated by reference herein and made a part of this specification.
- 1. Field of Invention
- The present invention relates to a method and an apparatus for reducing electric power consumption. More particularly, the present invention relates to a method and an apparatus for controlling the performance of a performance controllable circuit according to load states, thus controlling the peripheral apparatuses of the circuit, so as to provide different performances on various demands and achieve an optimal power-saving effect without affecting the normal operation of the system.
- 2. Description of Related Art
- Recently, along with the progress in electronic science & technology, a variety of electronic products has entered our work and life. Especially, the emergence of computer has a great impact on us. At present, the types of a common personal computer (PC) include a desktop computer and a portable computer, wherein the type of the portable computer further includes notebook PCs, pocket PCs, tablet PCs and so on.
- In a computer system, the CPU consumes most power for the power consumption of the whole system. The power consumption of the CPU is increased with the raising of the operating frequency and the core voltage. For portable electronic devices operated by cell, such as mobile phones, pocket PCs (personal digital assistants), digital cameras and notebook PCs, an important topic is to reduce the power requirement of the CPU.
- A conventional notebook PC is provided with a software system designed for manually adjusting the CPU performance. The software system provides various performance settings for the CPU. When a user wants a high performance, the software can be manually adjusted, such that the software can control the CPU to operate at a relatively high frequency for providing a relatively high performance.
- However, as for manual adjustment, when the notebook PC is idle, if the user forgets to turn down the operating frequency of the CPU via the software system, the heat-sink fan keeps on rotating at a high speed, thus causing noises and reduction of the duration of the cell. In another aspect, when the user is executing an arduous program, if the user forgets to raise the operating frequency of the CPU via the software system, the notebook PC may not operate smoothly, thus affecting the normal operation of the operating system of the notebook PC.
- Accordingly, an objective of the present invention is to provide an apparatus for switching performance, which is used to control the performance of a performance controllable circuit according to load states, so as to achieve an optimal power-saving effect without affecting the normal operation of the system.
- Another objective of the present invention is to provide a method for switching performance, which is used to control the performance of the performance controllable circuit or peripheral apparatuses of the above circuit, so as to provide different performances on various demands, thereby reducing the power consumption.
- The present invention provides an apparatus for switching performance. The apparatus comprises a performance adjustable circuit, a power supply and a performance control apparatus. The power supply is coupled to the performance adjustable circuit for providing a working power supply to the performance adjustable circuit. The performance control apparatus is coupled to the power supply and the performance adjustable circuit. The performance control apparatus comprises a first threshold and a corresponding first threshold level range, and a second threshold and a corresponding second threshold level range. The first threshold and the second threshold respectively correspond to the frequency of the performance adjustable circuit, while the first threshold level range and the second threshold level range respectively correspond to the working power supply when the performance adjustable circuit works at the first threshold and the second threshold.
- In the apparatus for switching performance according to a preferred embodiment of the present invention, the above performance control apparatus comprises a load detection circuit and a performance adjusting apparatus. The load detection circuit is coupled to the power supply and the performance adjustable circuit for generating a power supply data according to the value of the working power supply. The performance adjusting apparatus coupled to the load detection circuit comprises M threshold data, wherein the ith threshold data and the (i+1)th threshold data correspond to the ith threshold level range. When the power supply data falls between the ith threshold data and the (i+1)th threshold data, the performance adjustable circuit is controlled to operate at the ith frequency. M and i are natural numbers larger than 0, and M>i.
- In the apparatus for switching performance according to a preferred embodiment of the present invention, the performance adjustable circuit comprises a CPU, a CPU fan and a clock generating circuit. In the embodiment, the performance adjusting apparatus is a south bridge chip for receiving the power supply data output by the load detection circuit via a general-purpose input/output (GPIO) interface. Moreover, in the embodiment, the working power supply is, for example, a working current, and the load detection circuit comprises a comparison circuit and a logic circuit. The comparison circuit is coupled to the power supply and the performance adjustable circuit for receiving and determining the value of the working current. The logic circuit is coupled to the comparison circuit and outputs the power supply data according to the value of the working current.
- In the apparatus for switching performance according to a preferred embodiment of the present invention, the above-mentioned performance control apparatus comprises a load detection circuit and a performance adjusting apparatus. The load detection circuit coupled to the power supply and the performance adjustable circuit comprises M threshold data, wherein the ith threshold data and the (i+1)th threshold data correspond to the ith threshold level range. When the value of the working power supply falls between the ith threshold data and the (i+1)th threshold data, the ith performance data is output. The performance adjusting apparatus is coupled to the load detection circuit and controls the performance adjustable circuit to operate at the ith frequency according to the received ith performance data. M and i are natural numbers larger than 0, and M>i.
- In the apparatus for switching performance according to a preferred embodiment of the present invention, the performance adjusting apparatus is a south bridge chip. The south bridge chip receives the power supply data output by the load detection circuit via a GPIO interface. Moreover, in the embodiment, the working power supply is, for example, a working current, and the load detection circuit comprises a comparison circuit and a logic circuit. The comparison circuit is coupled to the power supply and the performance adjustable circuit for receiving the working current. When the value of the working current falls between the ith threshold data and the (i+1)th threshold data, the ith adjusting data is output. The logic circuit is coupled to the comparison circuit and outputs the ith performance data according to the ith adjusting data.
- The present invention provides a method for switching performance. The method comprises: providing a performance adjustable circuit working at a specific threshold frequency; determining a working power supply of the performance adjustable circuit; and adjusting the performance adjustable circuit to work at another specific threshold frequency when the working power supply is higher or lower than a specific threshold level range corresponding to the specific threshold.
- In the method for switching performance according to a preferred embodiment of the present invention, the step of determining the working power supply of the performance adjustable circuit comprises providing a power supply data according to the value of the working power supply. Moreover, the step of adjusting the performance adjustable circuit to work at another specific threshold frequency when the working power supply is higher or lower than a specific threshold level range corresponding to the specific threshold comprises: providing a plurality of threshold data, wherein the ith˜(i+1)th threshold data represent the ith specific threshold level range; providing a plurality of threshold frequencies corresponding to the threshold data; and controlling the performance adjustable circuit to operate at the ith threshold frequency when the power supply data falls between the ith threshold data and the (i+1)th threshold data, wherein i is a natural number.
- In the method for switching performance according to a preferred embodiment of the present invention, the performance adjustable circuit comprises a CPU, a CPU fan and a clock generating circuit. The first specific frequency is the operating frequency of the CPU, the operating frequency of the CPU fan and the clock frequency of the clock generating circuit. Moreover, in the embodiment, the working power supply is, for example, the working current or the working voltage.
- In the method for switching performance according to a preferred embodiment of the present invention, the above step further comprises detecting the type of the CPU; and determining the threshold data according to the type of the CPU.
- The present invention controls the performance of the performance controllable circuit according to load states, so as to control the peripheral apparatuses of the circuit, thereby providing different performances on various demands and achieving an optimal power-saving effect without affecting the normal operation of the system.
- In order to make the aforementioned and other objects, features and advantages of the present invention comprehensible, preferred embodiments accompanied with figures are described in detail below.
-
FIG. 1 is a circuit block diagram of the apparatus for switching performance according to an embodiment of the present invention. -
FIG. 2 is a flow chart of the method for switching performance according to an embodiment of the present invention. -
FIG. 3 is a further implementation circuit diagram of the apparatus for switching performance inFIG. 1 . -
FIG. 4 is a preferred flow chart of the method for switching performance according to an embodiment of the present invention inFIG. 2 . -
FIG. 5 is a further preferred flow chart of the method for switching performance according to an embodiment of the present invention inFIG. 4 . -
FIG. 6 is a further implementation circuit diagram of the apparatus for switching performance inFIG. 1 . -
FIG. 1 is a circuit block diagram of the apparatus for switching performance according to an embodiment of the present invention. Referring toFIG. 1 , the circuit comprises a performanceadjustable circuit 101, apower supply 102 and aperformance control apparatus 103. Thepower supply 102 provides a working power supply P101 to the performanceadjustable circuit 101. Theperformance control apparatus 103 comprises a first threshold and a second threshold respectively corresponding to the first threshold level range and the second threshold level range. The first threshold and the second threshold respectively correspond to the frequency of the performance adjustable circuit. The first threshold level range corresponds to the working power supply P101 when the performanceadjustable circuit 101 works at the first threshold. The second threshold level range corresponds to the working power supply P101 when the performanceadjustable circuit 101 works at the second threshold. -
FIG. 2 is a flow chart of the method for switching performance according to an embodiment of the present invention. In order to illustrate the spirit of the present invention, the flow of the method for switching performance according to the embodiment of the present invention inFIG. 2 is illustrated by the circuit inFIG. 1 . Referring toFIG. 1 andFIG. 2 , first, a performanceadjustable circuit 101 is provided, which works at a specific threshold frequency, for example, a first threshold frequency (Step 201). Next, the value of the working power supply P101 of the performanceadjustable circuit 101 is determined by theperformance control apparatus 103 coupled between the performanceadjustable circuit 101 and the power supply 102 (Step 202). Finally, when the working power supply P101 is higher or lower than the specific threshold level range corresponding to the specific threshold, the performance adjustable circuit is adjusted to work at another specific threshold frequency, for example, when the working power supply P101 is higher than the first threshold level range, the performance adjustable circuit is adjusted to work at a second specific threshold frequency (Step 203). - It should be noted that, although a possible mode of the apparatus and method for switching performance is provided in the above embodiment, it is known to those of ordinary skill in the art that the design manner of the
performance control apparatus 103 from each manufacturer is different, so the application of the present invention is not limited to the possible mode. In other words, as long as theperformance control apparatus 103 comprises at least the first threshold and the second threshold respectively corresponding to the first threshold level range and the second threshold level range, and switches the threshold frequency according to the working power supply P101 of the performanceadjustable circuit 101, the spirit of the present invention is met. - Next, several embodiments are given for enabling those skilled in the art to easily implement the present invention.
- Referring to
FIG. 3 , it is a preferred circuit diagram of the apparatus for switching performance according to the embodiment of the present invention inFIG. 1 . Referring to the figure, in the present embodiment, theperformance control apparatus 103 inFIG. 3 comprises aload detection circuit 301, asouth bridge chip 302 and a basic input/output system 303, wherein theload detection circuit 301 comprises acomparison circuit 3011 and alogic circuit 3012. The performanceadjustable circuit 101 is, for example, aCPU 304, aclock generator 305 and afan 306. Further, in the embodiment, the working power supply P101 inFIG. 1 is, for example, a load current indication signal I101 relative to the load current, and the load current indication signal I101 is assumed to be enhanced with the increase of the load current. It is known to those of ordinary skill in the art that the performanceadjustable circuit 101 provided by the present invention is, for example, a micro processor, a digital image processor (DIP) or a digital signal processor (DSP), so the present invention does not limit the performanceadjustable circuit 101 to be the above-mentionedCPU 304, theclock generator 305 and thefan 306. - In the present embodiment, the
load detection circuit 301 receives the load current indication signal I101 of the CPU, and thecomparison circuit 3011 and thelogic circuit 3012 transmit a digital signal of the load current indication signal I101 to thesouth bridge chip 302. Thesouth bridge chip 302 receives the digital signal via the GPIO interface, and compares the digital signal withthresholds 1˜4. Assume that the comparison result falls betweenthresholds 3˜4, the load current indication signal I101 thus falls betweenthresholds 3˜4. Then, a data representing “the load current indication signal I101 falls betweenthresholds 3˜4” is transmitted to the basic input/output system 303 via, for example, a low pin count bus (LPC bus). - Next, the basic input/
output system 303 receives the above data, and accordingly controls theCPU 304, theclock generating circuit 305 and thefan 306 to operate at the frequency betweenthresholds 3˜4. Here, assume the above processed data represents that the load current indication signal I101 falls betweenthresholds 3˜4, the basic input/output system 303 controls theCPU 304 to operate at the third threshold frequency, for example, the frequency of 500 MHz. If the above processed data represents that the load current indication signal I101 falls betweenthresholds 2˜3, the basic input/output system 303 controls theCPU 304 to operate at the second threshold frequency, for example, the frequency of 1 GHz. If the above processed data represents that the load current indication signal I101 falls betweenthresholds 1˜2, the basic input/output system 303 controls theCPU 304 to operate at the first threshold frequency, for example, the frequency of 1.5 GHz. - When the load current of the
CPU 304 is increased, the load current indication signal I101 is enhanced. Assume the comparison result of the load current indication signal I101 andthresholds 1˜4 performed by thecomparison circuit 3011 is that the load current indication signal I101 falls betweenthresholds 2˜3, theCPU 304 is thus processing an arduous program. If theCPU 304 keeps working at the present frequency, the user may feel that the computer does not operate smoothly. At this time, according to the above mechanism, the operating frequency of theCPU 304 is raised to the second threshold frequency of 1 GHz, and the fan and the clock generating circuit are controlled correspondingly to work at a higher operating frequency, such that the user may not feel the unsmooth operation of the computer. - The above three threshold level ranges,
thresholds 1˜2,thresholds 2˜3 andthresholds 3˜4, are taken as examples. It is known to those of ordinary skill in the art that according to the spirit of the present invention, the present invention still has four or more implementation aspects of the threshold level range, so the present invention is not limited herein. -
FIG. 4 is a preferred flow chart of the method for switching performance according to the embodiment of the present invention inFIG. 2 . Referring toFIG. 4 , first, a working power supply is provided for the CPU (Step 401). Next, a plurality of threshold level ranges (Step 402) is provided. According to the value of the working power supply, a power supply data is generated (Step 403), for example, in the above embodiment, the digital signal generated by the logic circuit of theload detection circuit 301. Next, Steps 404, 406 and 408 determine which of the above three threshold level ranges the power supply data falls. If the power supply data falls between the first threshold and the second threshold, the CPU is set to operate at the first threshold frequency (Step 405). If the power supply data falls between the second threshold and the third threshold, the CPU is set to operate at the second threshold frequency (Step 407). If the power supply data falls between the third threshold and the fourth threshold, the CPU is set to operate at the third threshold frequency (Step 409). - Similarly, referring to
FIG. 5 , it is a further preferred flow chart of the method for switching performance according to the embodiment of the present invention inFIG. 4 . Referring toFIG. 4 , the difference from the above flow is that the present flow has an additional step of detecting the type of the CPU (Step 501). Further, in the present flow, theformer Step 402 is replaced by a step of determining a plurality of threshold data according to the type of the CPU (Step 502). Moreover, the method can set different threshold level ranges according to various types of the processor, so as to achieve an optimal performance and power-saving ratio. - Under the spirit of the present invention, the above embodiment in
FIG. 3 may also be implemented by the manner inFIG. 6 . Referring toFIG. 6 , it is a preferred implementation circuit diagram of the apparatus for switching performance according to the embodiment of the present invention inFIG. 1 . According to the figure, in the present embodiment, theperformance control apparatus 103 inFIG. 6 also comprises aload detection circuit 601, asouth bridge chip 602 and a basic input/output system 603, wherein theload detection circuit 601 further comprises acomparison circuit 6011 and alogic circuit 6012. The performanceadjustable circuit 101 is still, for example, aCPU 604, aclock generator 605 and afan 606. Moreover, in the present embodiment, the working power supply P101 inFIG. 1 is, for example, a load current indication signal J101 relative to the load current, and the load current indication signal J101 is assumed to be enhanced with the increase of the load current. - In the present embodiment, the
load detection circuit 601 receives the load current indication signal J101 of the CPU, and thecomparison circuit 6011 compares the load current indication signal J101 withthresholds 1˜4 inside. Assume that the sequence of the value of the thresholds is thatthreshold 1>threshold 2>threshold 3>threshold 4 and assume that when being turned on, the load current indication signal J101 falls betweenthresholds 3˜4. Next, thelogic circuit 6012 transmits a digital signal representing “the load current indication signal J101 falls betweenthresholds 3˜4” to thesouth bridge chip 602. Thesouth bridge chip 602 then receives the digital signal via the GPIO interface, and transmits the processed data to the basic input/output system 603 via, for example, the LPC bus. - Then, the basic input/
output system 603 receives the above processed data, and accordingly controls theCPU 604, theclock generating circuit 605 and thefan 606 to operate at the frequency betweenthresholds 3˜4. Here, assume the processed data represents that the load current indication signal J101 falls betweenthresholds 3˜4, the basic input/output system 603 controls theCPU 604 to operate at the third threshold frequency, for example, the frequency of 500 MHz. If the processed data represents that the load current indication signal J101 falls betweenthresholds 2˜3, the basic input/output system 603 controls theCPU 604 to operate at the second threshold frequency, for example, the frequency of 1 GHz. If the processed data represents that the load current indication signal J101 falls betweenthresholds 1˜2, the basic input/output system 603 controls theCPU 604 to operate at the first threshold frequency, for example, the frequency of 1.5 GHz. - When the load current of the
CPU 604 is increased, the load current indication signal J101 is enhanced. Assume that the comparison result of the load current indication signal J101 andthresholds 1˜4 performed by thecomparison circuit 6011 is that the load current indication signal J101 falls betweenthresholds 2˜3, theCPU 604 is processing an arduous program. If theCPU 604 keeps working at the present frequency, the user may feel that the computer does not operate smoothly. At this time, according to the above mechanism, the operating frequency of theCPU 604 is raised to the second threshold frequency of 1 GHz, and the fan and the clock generating circuit are controlled correspondingly to work at a higher operating frequency, such that the user may not feel the unsmooth operation of the computer. - Similarly, the above three threshold level ranges,
thresholds 1˜2,thresholds 2˜3 andthresholds 3˜4, are taken as examples. It is known to those of ordinary skill in the art that according to the spirit of the present invention, the present invention still has four or more implementation aspects of the threshold level range, so the present invention is not limited herein. - In view of the above, the present invention controls the performance of the performance controllable circuit according to load states, so as to control the peripheral apparatuses of the circuit, thereby providing different performances on various demands and achieving an optimal power-saving effect without affecting the normal operation of the system.
- Though the present invention has been disclosed above by the preferred embodiments, they are not intended to limit the present invention. Anybody of ordinary skill in the art can make some modifications and variations without departing from the spirit and scope of the present invention. Therefore, the protecting range of the present invention falls in the appended claims.
Claims (20)
1. A performance control method, comprising
detecting a system performance status;
transmitting the system performance status to a management application; and
transmitting a parameter to a component for adjusting the performance of the component by the management application.
2. The method for performance control method as claimed in claim 1 , wherein the step of detecting a system performance status is through a hardware device.
3. The method for performance control method as claimed in claim 1 , wherein the step of detecting a system performance status comprising
detecting the performance status of a CPU.
4. The method for performance control method as claimed in claim 1 , wherein the step of detecting a system performance status further comprising
detecting the type of a CPU; and
detecting the CPU threadhold.
5. The method for performance control method as claimed in claim 1 , wherein the step of detecting a system performance status further comprising
Simulating the performance status of the CPU.
6. The method for performance control method as claimed in claim 1 wherein the step of detecting a system performance status comprising
a south bridge chip for receiving system performance status via a GPIO interface.
7. The method for performance control method as claimed in claim 1 further comprise
a threadhold, the threadhod is corresponding to the loading status of the specific component.
8. The method for performance control method as claimed in claim 1 wherein the management application is bios.
9. The method for performance control method as claimed in claim 1 wherein the component comprising a cpu, a fan, or a frequency generator.
10. The method for performance control method as claimed in claim 1 wherein the wherein the step of transmitting a parameter to a component for adjusting the performance of the component by the management application
further comprise: adjusting the rpm of the fan, the frequency of the cpu or the voltage of the cpu.
11. An apparatus for switching system performance status comprising:
a component;
a circuit for detecting a system performance status; and
a management application for receiving the system performance status, and transmitting a parameter to the component for adjusting the performance of the component.
12. The apparatus for switching system performance status as claimed in claim 11 , wherein the circuit is a hardware device.
13. The apparatus for switching system performance status as claimed in claim 11 , the circuit is using for detecting the performance status of a cpu.
14. The apparatus for switching system performance status as claimed in claim 11 , the circuit is using for detecting the type of the CPU; and detecting the threadhold of the CPU.
15. The apparatus for switching system performance status as claimed in claim 11 , further comprise
simulating the performance status of the cpu.
16. The apparatus for switching system performance status as claimed in claim 11 further comprising
a south bridge chip for receiving performance status via a GPIO interface.
17. The apparatus for switching system performance status as claimed in claim 11 further comprise
a threadhold, the threadhod is corresponding to the specific loading of the component.
18. The apparatus for switching system performance status as claimed in claim 11 wherein the management application is bios.
19. The apparatus for switching system performance status as claimed in claim 11 wherein the component comprising a cpu, a fan or a frequency generator.
20. The apparatus for switching system performance status as claimed in claim 11 wherein the management application is using for adjusting the component performance further comprise:
adjusting the rpm of the, frequency of the cpu or the voltage of the cpu.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/626,942 US20100077200A1 (en) | 2006-05-11 | 2009-11-30 | Method and apparatus for switching performance |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW95116720 | 2006-05-11 | ||
TW095116720A TWI309766B (en) | 2006-05-11 | 2006-05-11 | Method and apparatus for switching performance |
US11/746,653 US7647512B2 (en) | 2006-05-11 | 2007-05-10 | Method and apparatus for switching performance |
US12/626,942 US20100077200A1 (en) | 2006-05-11 | 2009-11-30 | Method and apparatus for switching performance |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/746,653 Continuation US7647512B2 (en) | 2006-05-11 | 2007-05-10 | Method and apparatus for switching performance |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100077200A1 true US20100077200A1 (en) | 2010-03-25 |
Family
ID=38684920
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/746,653 Active 2028-07-01 US7647512B2 (en) | 2006-05-11 | 2007-05-10 | Method and apparatus for switching performance |
US12/626,942 Abandoned US20100077200A1 (en) | 2006-05-11 | 2009-11-30 | Method and apparatus for switching performance |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/746,653 Active 2028-07-01 US7647512B2 (en) | 2006-05-11 | 2007-05-10 | Method and apparatus for switching performance |
Country Status (2)
Country | Link |
---|---|
US (2) | US7647512B2 (en) |
TW (1) | TWI309766B (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI270779B (en) * | 2005-08-17 | 2007-01-11 | Wistron Corp | System and method for reducing signal noises |
CN101833365B (en) * | 2009-03-09 | 2011-09-14 | 华为技术有限公司 | Single board energy saving device, method and single board |
TWI423549B (en) | 2010-07-02 | 2014-01-11 | Univ Nat Chiao Tung | Power monitoring device for identifying state of electric equipment and power monitoring method thereof |
KR102320399B1 (en) | 2014-08-26 | 2021-11-03 | 삼성전자주식회사 | Power management integrated circuit, mobile device having the same and clock adjusting method thereof |
US10139888B2 (en) | 2015-06-05 | 2018-11-27 | Chaoyang Semiconductor Jiangyin Technology Co., Ltd. | Dynamic frequency scaling based on supply current monitoring |
CN114594848A (en) * | 2020-12-04 | 2022-06-07 | 伊姆西Ip控股有限责任公司 | Power supply method, electronic device and computer program product |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5774704A (en) * | 1996-07-29 | 1998-06-30 | Silicon Graphics, Inc. | Apparatus and method for dynamic central processing unit clock adjustment |
US20030206071A1 (en) * | 2002-05-02 | 2003-11-06 | Wong Keng L | Voltage ID based frequency control for clock generating circuit |
US20040090808A1 (en) * | 2001-11-08 | 2004-05-13 | Tetsumasa Meguro | Power-supply voltage frequency control circuit |
US6788156B2 (en) * | 2001-10-22 | 2004-09-07 | Intel Corporation | Adaptive variable frequency clock system for high performance low power microprocessors |
US6836848B2 (en) * | 2000-12-13 | 2004-12-28 | Via Technologies Inc. | Power management integrated circuit for overriding an internal frequency ID code of a processor and for providing frequency ID value to a bridge chipset |
US7035946B2 (en) * | 2002-08-26 | 2006-04-25 | Asustek Computer Inc. | Method for setting system working frequency wherein an ASIC is utilized for modulating through the voltage value of a jumper |
US20070016814A1 (en) * | 2001-09-28 | 2007-01-18 | Stefan Rusu | Method and apparatus for adjusting the voltage and frequency to minimize power dissipation in a multiprocessor system |
US7493149B1 (en) * | 2002-03-26 | 2009-02-17 | National Semiconductor Corporation | Method and system for minimizing power consumption in mobile devices using cooperative adaptive voltage and threshold scaling |
US7554368B2 (en) * | 2005-10-14 | 2009-06-30 | Hon Hai Precision Industry Co., Ltd. | Frequency adjusting circuit for CPU |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1225681C (en) | 2003-01-07 | 2005-11-02 | 纬创资通股份有限公司 | Computer system capable of switching working frequency and its switching method |
CN1272701C (en) | 2003-06-18 | 2006-08-30 | 微星科技股份有限公司 | Method for adjusting working frequency of CPU |
-
2006
- 2006-05-11 TW TW095116720A patent/TWI309766B/en active
-
2007
- 2007-05-10 US US11/746,653 patent/US7647512B2/en active Active
-
2009
- 2009-11-30 US US12/626,942 patent/US20100077200A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5774704A (en) * | 1996-07-29 | 1998-06-30 | Silicon Graphics, Inc. | Apparatus and method for dynamic central processing unit clock adjustment |
US6836848B2 (en) * | 2000-12-13 | 2004-12-28 | Via Technologies Inc. | Power management integrated circuit for overriding an internal frequency ID code of a processor and for providing frequency ID value to a bridge chipset |
US20070016814A1 (en) * | 2001-09-28 | 2007-01-18 | Stefan Rusu | Method and apparatus for adjusting the voltage and frequency to minimize power dissipation in a multiprocessor system |
US6788156B2 (en) * | 2001-10-22 | 2004-09-07 | Intel Corporation | Adaptive variable frequency clock system for high performance low power microprocessors |
US20040090808A1 (en) * | 2001-11-08 | 2004-05-13 | Tetsumasa Meguro | Power-supply voltage frequency control circuit |
US7493149B1 (en) * | 2002-03-26 | 2009-02-17 | National Semiconductor Corporation | Method and system for minimizing power consumption in mobile devices using cooperative adaptive voltage and threshold scaling |
US20030206071A1 (en) * | 2002-05-02 | 2003-11-06 | Wong Keng L | Voltage ID based frequency control for clock generating circuit |
US7035946B2 (en) * | 2002-08-26 | 2006-04-25 | Asustek Computer Inc. | Method for setting system working frequency wherein an ASIC is utilized for modulating through the voltage value of a jumper |
US7554368B2 (en) * | 2005-10-14 | 2009-06-30 | Hon Hai Precision Industry Co., Ltd. | Frequency adjusting circuit for CPU |
Non-Patent Citations (3)
Title |
---|
Maxim IC, "GPIO - Overview", 2012, 2 pages. * |
The PC Guide, "System BIOS", April 2001, 2 pages. * |
Webopedia Computer Dictionary, "What is Southbridge?", 2012, 2 pages. * |
Also Published As
Publication number | Publication date |
---|---|
TWI309766B (en) | 2009-05-11 |
US7647512B2 (en) | 2010-01-12 |
TW200742969A (en) | 2007-11-16 |
US20070263416A1 (en) | 2007-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20100077200A1 (en) | Method and apparatus for switching performance | |
US8798571B2 (en) | Method of managing power consumption of portable computer and portable computer using the same | |
US20060238531A1 (en) | Method of Controlling Screen Brightness of an Electronic Device | |
KR100488088B1 (en) | The power management method of portable computer | |
US20040103330A1 (en) | Adjusting voltage supplied to a processor in response to clock frequency | |
US10234919B2 (en) | Accessory-based power distribution | |
CN110864401B (en) | System debugging method, system debugging device and storage medium | |
JP2005190483A (en) | Processor system for reducing power consumption in idle mode and its method | |
US6678830B1 (en) | Method and apparatus for an ACPI compliant keyboard sleep key | |
EP1830839B1 (en) | System and method for power management in mobile units | |
US6907535B2 (en) | Method and device for adjusting the executing efficiency of an electronic apparatus comprising a CPU | |
CN1818828A (en) | Information processing apparatus and control method for the same | |
US20080298528A1 (en) | Information processing apparatus and method of controlling the same | |
US8190929B2 (en) | Computer system | |
US9781679B2 (en) | Electronic systems and method of operating electronic systems | |
KR20100016954A (en) | Separated display device capable of connecting by wire or wireless | |
US7254729B2 (en) | Processing system and memory module having frequency selective memory | |
US20050039067A1 (en) | Method and related system for dynamically adjusting operational frequency | |
CA2337287A1 (en) | Computer power management in a dataprocessing system based on required battery life | |
US20070129044A1 (en) | Power Saving System | |
US20060284848A1 (en) | System and method for saving power | |
KR100498487B1 (en) | Processor having a high speed control circuit and a low-speed and low-power control circuit | |
JP2005339346A (en) | Information processor and power supply voltage control method | |
CN100549911C (en) | The usefulness switching device shifter | |
CN102346528B (en) | Computer device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |