US20100045358A1 - Level shift circuit - Google Patents
Level shift circuit Download PDFInfo
- Publication number
- US20100045358A1 US20100045358A1 US12/277,259 US27725908A US2010045358A1 US 20100045358 A1 US20100045358 A1 US 20100045358A1 US 27725908 A US27725908 A US 27725908A US 2010045358 A1 US2010045358 A1 US 2010045358A1
- Authority
- US
- United States
- Prior art keywords
- switch element
- terminal
- shift circuit
- coupled
- level shift
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
Definitions
- the present invention relates to a level shift circuit, and more particularly, to a level shift circuit which is capable of operating at a low input voltage level.
- FIG. 1 shows a simplified block diagram of a conventional level shift circuit 100 in accordance with a prior art.
- the level shift circuit 100 comprises: a first switch element 110 , a second switch element 120 , a third switch element 130 , and a fourth switch element 140 , wherein a voltage level of a first voltage source VN is lower than a voltage level of the second voltage source VP.
- the first switch element 110 and the second switch element 120 both are N-type FETs
- the third switch element 130 and the fourth switch element 140 both are P-type FETs
- the level shift circuit 100 is a level pull-up circuit.
- a current passing through the third switch element 130 is far greater than a current passing through the first switch element 110 when the first switch element 110 and the third switch element 130 are conducted
- a current passing through the fourth switch element 140 is far greater than a current passing through the second switch element 120 when the second switch element 120 and the fourth switch element 140 are conducted.
- This phenomenon results in the output voltages having no transitions, and thus level shift circuit 100 is not capable of operating at a low input voltage level.
- FIG. 2 shows a simplified block diagram of another conventional level shift circuit 200 in accordance with a prior art.
- the level shift circuit 200 comprises: a first switch element 210 , a second switch element 220 , a third switch element 230 , a fourth switch element 240 , a fifth switch element 250 and a sixth switch element 260 , wherein a voltage level of a first voltage source VN is lower than a voltage level of the second voltage source VP.
- the first switch element 210 and the second switch element 220 both are N-type FETs
- the third switch element 230 , the fourth switch element 240 , the fifth switch element 250 and the sixth switch element 260 all are P-type FETs
- the level shift circuit 200 is a level pull-up circuit.
- a current passing through the third switch element 230 is far greater than a current passing through the first switch element 210 when the first switch element 210 and the third switch element 230 are conducted
- a current passing through the fourth switch element 240 is far greater than a current passing through the second switch element 220 when the second switch element 220 and the fourth switch element 240 are conducted. This phenomenon results in the output voltages having no transitions, and thus level shift circuit 200 is not capable of operating at a low input voltage level.
- a driving circuit comprises: a first switch element, a second switch element, a third switch element, a fourth switch element, a first current source module, and a second current source module.
- the first switch element has a control terminal coupled to a first input signal, a first terminal coupled to a first voltage source, and a second terminal coupled to a first output terminal.
- the second switch element has a control terminal coupled to a second input signal, a first terminal coupled to the first voltage source, and a second terminal coupled to a second output terminal, wherein the second input signal is an inverse of the first input signal.
- the third switch element has a control terminal coupled to the second output terminal, a first terminal, and a second terminal coupled to the first output terminal.
- the fourth switch element having a control terminal coupled to the first output terminal, a first terminal, and a second terminal coupled to the second output terminal.
- the first current source module is coupled between a second voltage source and the first terminal of the third switch element, and is utilized for letting a current passing through the third switch element smaller than a current passing through the first switch element when the first switch element and the third switch element are conducted.
- the second current source module is coupled between the second voltage source and the first terminal of the fourth switch element, and is utilized for letting a current passing through the fourth switch element smaller than a current passing through the second switch element when the second switch element and the fourth switch element are conducted.
- the driving circuit disclosed by the present invention is capable of letting transitions of the output voltages of the first output terminal and the second output terminal occur successfully when the level shift circuit operates at a low input voltage level.
- FIG. 1 shows a simplified block diagram of a conventional level shift circuit in accordance with a prior art.
- FIG. 2 shows a simplified block diagram of another conventional level shift circuit in accordance with a prior art.
- FIG. 3 shows a simplified block diagram of a level shift circuit in accordance with a first embodiment of the present invention.
- FIG. 4 shows a simplified block diagram of a level shift circuit in accordance with a second embodiment of the present invention.
- FIG. 5 shows a simplified block diagram of a level shift circuit in accordance with a third embodiment of the present invention.
- FIG. 6 shows a simplified block diagram of a level shift circuit in accordance with a fourth embodiment of the present invention.
- FIG. 3 shows a simplified block diagram of a level shift circuit 300 in accordance with a first embodiment of the present invention.
- the level shift circuit 300 comprises: a first switch element 310 , a second switch element 320 , a third switch element 330 , a fourth switch element 340 , a first current source module 350 , and a second current source module 360 , wherein a voltage level of a first voltage source VN is lower than a voltage level of the second voltage source VP.
- the first switch element 310 and the second switch element 320 both are N-type FETs
- the third switch element 330 and the fourth switch element 340 both are P-type FETs
- the level shift circuit 300 is a level pull-up circuit.
- the first switch element 310 has a control terminal (i.e. a gate terminal) coupled to a first input signal IN, a first terminal (i.e. a source terminal) coupled to a first voltage source VN, and a second terminal (i.e. a drain terminal) coupled to a first output terminal OUTB.
- the second switch element 320 has a control terminal (i.e. a gate terminal) coupled to a second input signal INB, a first terminal (i.e. a source terminal) coupled to the first voltage source VN, and a second terminal (i.e. a drain terminal) coupled to a second output terminal OUT, wherein the second input signal INB is an inverse of the first input signal IN.
- the third switch element 330 has a control terminal (i.e. a gate terminal) coupled to the second output terminal OUT, a first terminal (i.e. a source terminal), and a second terminal (i.e. a drain terminal) coupled to the first output terminal OUTB.
- the fourth switch element 340 having a control terminal (i.e. a gate terminal) coupled to the first output terminal OUTB, a first terminal (i.e. a source terminal), and a second terminal (i.e. a drain terminal) coupled to the second output terminal OUT.
- the first current source module is coupled between a second voltage source VP and the first terminal of the third switch element 330 , and is utilized for letting a current passing through the third switch element 330 smaller than a current passing through the first switch element 310 when the first switch element 310 and the third switch element 330 are conducted.
- the second current source module is coupled between the second voltage source VP and the first terminal of the fourth switch element 340 , and is utilized for letting a current passing through the fourth switch element 340 smaller than a current passing through the second switch element 320 when the second switch element 320 and the fourth switch element 340 are conducted. In this way, it is also practical to let transitions of the output voltages of the first output terminal OUTB and the second output terminal OUT occur successfully when the level shift circuit operates at a low input voltage level.
- an initial state of the level shift circuit 300 is assumed as the following state: the first switch element 310 is not conducted (i.e. turned off); the second switch element 320 is conducted (i.e. turned on); the third switch element 330 is conducted; the fourth switch element 340 is not conducted; a voltage level of the first output terminal OUTB is equal to a voltage level of the second voltage source VP and a voltage level of the second output terminal OUT is equal to a voltage level of the first voltage source VN.
- the voltage level of the first output terminal OUTB is pulled down to the voltage level of the first voltage source VN faster, and thus it is very easily to turn on the fourth switch element 340 , so as to let the voltage level of the second output terminal OUT be pulled up to the voltage level of the second voltage source VP, and complete the transition process.
- the first current source module 350 in the level shift circuit 300 can comprise a fifth switch element 352
- the second current source module 360 can comprise a sixth switch element 362 .
- the fifth switch element 352 and the sixth switch element 362 both are P-type FETs.
- the fifth switch element 352 has a control terminal (i.e. a gate terminal) coupled to the first output terminal OUTB, a first terminal (i.e. a source terminal) coupled to the second voltage source VP, and a second terminal (i.e. a drain terminal) coupled to the first terminal of the third switch element 330 .
- the sixth switch element 362 has a control terminal (i.e.
- the second embodiment of the present invention is similar with the first embodiment of the present invention, and an initial state of the level shift circuit 300 in the second embodiment is assumed as the following state: the first switch element 310 is not conducted (i.e. turned off); the second switch element 320 is conducted (i.e.
- a voltage level of the first output terminal OUTB is equal to a voltage level of the second voltage source VP minus Vt (i.e. VP ⁇ Vt) and a voltage level of the second output terminal OUT is equal to a voltage level of the first voltage source VN.
- the voltage level of the first output terminal OUTB is pulled down to the voltage level of the first voltage source VN faster, and thus it is very easily to turn on the fourth switch element 340 , so as to let the voltage level of the second output terminal OUT be pulled up to the voltage level of the second voltage source VP minus Vt (i.e. VP ⁇ Vt), and complete the transition process.
- FIG. 5 shows a simplified block diagram of a level shift circuit 500 in accordance with a third embodiment of the present invention.
- the level shift circuit 500 comprises: a first switch element 510 , a second switch element 520 , a third switch element 530 , a fourth switch element 540 , a first current source module 550 , and a second current source module 560 , wherein a voltage level of a first voltage source VP is higher than a voltage level of the second voltage source VN.
- the first switch element 510 and the second switch element 520 both are P-type FETs
- the third switch element 530 and the fourth switch element 540 both are N-type FETs
- the level shift circuit 500 is a level pull-down circuit.
- the first switch element 510 has a control terminal (i.e. a gate terminal) coupled to a first input signal IN, a first terminal (i.e. a source terminal) coupled to a first voltage source VP, and a second terminal (i.e. a drain terminal) coupled to a first output terminal OUTB.
- the second switch element 520 has a control terminal (i.e. a gate terminal) coupled to a second input signal INB, a first terminal (i.e. a source terminal) coupled to the first voltage source VP, and a second terminal (i.e. a drain terminal) coupled to a second output terminal OUT, wherein the second input signal INB is an inverse of the first input signal IN.
- the third switch element 530 has a control terminal (i.e. a gate terminal) coupled to the second output terminal OUT, a first terminal (i.e. a source terminal), and a second terminal (i.e. a drain terminal) coupled to the first output terminal OUTB.
- the fourth switch element 540 having a control terminal (i.e. a gate terminal) coupled to the first output terminal OUTB, a first terminal (i.e. a source terminal), and a second terminal (i.e. a drain terminal) coupled to the second output terminal OUT.
- the first current source module is coupled between a second voltage source VN and the first terminal of the third switch element 530 , and is utilized for letting a current passing through the third switch element 530 smaller than a current passing through the first switch element 510 when the first switch element 510 and the third switch element 530 are conducted.
- the second current source module is coupled between the second voltage source VN and the first terminal of the fourth switch element 540 , and is utilized for letting a current passing through the fourth switch element 540 smaller than a current passing through the second switch element 520 when the second switch element 520 and the fourth switch element 540 are conducted. In this way, it is also practical to let transitions of the output voltages of the first output terminal OUTB and the second output terminal OUT occur successfully when the level shift circuit operates at a low input voltage level.
- an initial state of the level shift circuit 500 is assumed as the following state: the first switch element 510 is not conducted (i.e. turned off); the second switch element 520 is conducted (i.e. turned on); the third switch element 530 is conducted; the fourth switch element 540 is not conducted; a voltage level of the first output terminal OUTB is equal to a voltage level of the second voltage source VN and a voltage level of the second output terminal OUT is equal to a voltage level of the first voltage source VP.
- the voltage level of the first output terminal OUTB is pulled up to the voltage level of the first voltage source VP faster, and thus it is very easily to turn on the fourth switch element 540 , so as to let the voltage level of the second output terminal OUT be pulled down to the voltage level of the second voltage source VN, and complete the transition process.
- the first current source module 550 in the level shift circuit 500 can comprise a fifth switch element 552
- the second current source module 560 can comprise a sixth switch element 562 .
- the fifth switch element 552 and the sixth switch element 562 both are N-type FETs.
- the fifth switch element 552 has a control terminal (i.e. a gate terminal) coupled to the first output terminal OUTB, a first terminal (i.e. a source terminal) coupled to the second voltage source VN, and a second terminal (i.e. a drain terminal) coupled to the first terminal of the third switch element 530 .
- the sixth switch element 562 has a control terminal (i.e.
- the fourth embodiment of the present invention is similar with the third embodiment of the present invention, and an initial state of the level shift circuit 500 in the fourth embodiment is assumed as the following state: the first switch element 510 is not conducted (i.e. turned off); the second switch element 520 is conducted (i.e.
- a voltage level of the first output terminal OUTB is equal to a voltage level of the second voltage source VN plus Vt (i.e. VP+Vt) and a voltage level of the second output terminal OUT is equal to a voltage level of the first voltage source VP.
- the voltage level of the first output terminal OUTB is pulled up to the voltage level of the first voltage source VP faster, and thus it is very easily to turn on the fourth switch element 540 , so as to let the voltage level of the second output terminal OUT be pulled down to the voltage level of the second voltage source VN plus Vt (i.e. VP+Vt), and complete the transition process.
- the driving circuit disclosed by the present invention is capable of letting transitions of the output voltages of the first output terminal OUTB and the second output terminal OUT occur successfully when the level shift circuit operates at a low input voltage level.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a level shift circuit, and more particularly, to a level shift circuit which is capable of operating at a low input voltage level.
- 2. Description of the Prior Art
- In general, a level shift circuit is utilized for transiting an input voltage into a different output voltage. Please refer to
FIG. 1 .FIG. 1 shows a simplified block diagram of a conventionallevel shift circuit 100 in accordance with a prior art. As shown inFIG. 1 , thelevel shift circuit 100 comprises: afirst switch element 110, asecond switch element 120, athird switch element 130, and afourth switch element 140, wherein a voltage level of a first voltage source VN is lower than a voltage level of the second voltage source VP. In addition, thefirst switch element 110 and thesecond switch element 120 both are N-type FETs, and thethird switch element 130 and thefourth switch element 140 both are P-type FETs, and thelevel shift circuit 100 is a level pull-up circuit. However, under a condition of thelevel shift circuit 100 operating at a low input voltage level, a current passing through thethird switch element 130 is far greater than a current passing through thefirst switch element 110 when thefirst switch element 110 and thethird switch element 130 are conducted, and a current passing through thefourth switch element 140 is far greater than a current passing through thesecond switch element 120 when thesecond switch element 120 and thefourth switch element 140 are conducted. This phenomenon results in the output voltages having no transitions, and thuslevel shift circuit 100 is not capable of operating at a low input voltage level. - Please refer to
FIG. 2 .FIG. 2 shows a simplified block diagram of another conventionallevel shift circuit 200 in accordance with a prior art. As shown inFIG. 2 , thelevel shift circuit 200 comprises: afirst switch element 210, asecond switch element 220, athird switch element 230, afourth switch element 240, afifth switch element 250 and asixth switch element 260, wherein a voltage level of a first voltage source VN is lower than a voltage level of the second voltage source VP. In addition, thefirst switch element 210 and thesecond switch element 220 both are N-type FETs, and thethird switch element 230, thefourth switch element 240, thefifth switch element 250 and thesixth switch element 260 all are P-type FETs, and thelevel shift circuit 200 is a level pull-up circuit. However, under a condition of thelevel shift circuit 200 operating at a low input voltage level, a current passing through thethird switch element 230 is far greater than a current passing through thefirst switch element 210 when thefirst switch element 210 and thethird switch element 230 are conducted, and a current passing through thefourth switch element 240 is far greater than a current passing through thesecond switch element 220 when thesecond switch element 220 and thefourth switch element 240 are conducted. This phenomenon results in the output voltages having no transitions, and thuslevel shift circuit 200 is not capable of operating at a low input voltage level. - It is therefore one of the objectives of the present invention to provide a level shift circuit which is capable of operating at a low input voltage level, so as to solve the above problem.
- In accordance with an embodiment of the present invention, a driving circuit is disclosed. The level shift circuit comprises: a first switch element, a second switch element, a third switch element, a fourth switch element, a first current source module, and a second current source module. The first switch element has a control terminal coupled to a first input signal, a first terminal coupled to a first voltage source, and a second terminal coupled to a first output terminal. The second switch element has a control terminal coupled to a second input signal, a first terminal coupled to the first voltage source, and a second terminal coupled to a second output terminal, wherein the second input signal is an inverse of the first input signal. The third switch element has a control terminal coupled to the second output terminal, a first terminal, and a second terminal coupled to the first output terminal. The fourth switch element, having a control terminal coupled to the first output terminal, a first terminal, and a second terminal coupled to the second output terminal. The first current source module is coupled between a second voltage source and the first terminal of the third switch element, and is utilized for letting a current passing through the third switch element smaller than a current passing through the first switch element when the first switch element and the third switch element are conducted. The second current source module is coupled between the second voltage source and the first terminal of the fourth switch element, and is utilized for letting a current passing through the fourth switch element smaller than a current passing through the second switch element when the second switch element and the fourth switch element are conducted.
- Briefly summarized, the driving circuit disclosed by the present invention is capable of letting transitions of the output voltages of the first output terminal and the second output terminal occur successfully when the level shift circuit operates at a low input voltage level.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIG. 1 shows a simplified block diagram of a conventional level shift circuit in accordance with a prior art. -
FIG. 2 shows a simplified block diagram of another conventional level shift circuit in accordance with a prior art. -
FIG. 3 shows a simplified block diagram of a level shift circuit in accordance with a first embodiment of the present invention. -
FIG. 4 shows a simplified block diagram of a level shift circuit in accordance with a second embodiment of the present invention. -
FIG. 5 shows a simplified block diagram of a level shift circuit in accordance with a third embodiment of the present invention. -
FIG. 6 shows a simplified block diagram of a level shift circuit in accordance with a fourth embodiment of the present invention. - Certain terms are used throughout the following description and the claims to refer to particular system components. As one skilled in the art will appreciate, manufacturers may refer to a component by different names. This document does not intend to distinguish between components that differ in name but not function. In the following discussion and in the claims, the terms “include”, “including”, “comprise”, and “comprising” are used in an open-ended fashion, and thus should be interpreted to mean “including, but not limited to . . . . ” The terms “couple” and “coupled” are intended to mean either an indirect or a direct electrical connection. Thus, if a first device couples to a second device, that connection may be through a direct electrical connection, or through an indirect electrical connection via other devices and connections.
- Please refer to
FIG. 3 .FIG. 3 shows a simplified block diagram of alevel shift circuit 300 in accordance with a first embodiment of the present invention. As shown inFIG. 3 , thelevel shift circuit 300 comprises: afirst switch element 310, asecond switch element 320, athird switch element 330, afourth switch element 340, a firstcurrent source module 350, and a secondcurrent source module 360, wherein a voltage level of a first voltage source VN is lower than a voltage level of the second voltage source VP. In addition, thefirst switch element 310 and thesecond switch element 320 both are N-type FETs, and thethird switch element 330 and thefourth switch element 340 both are P-type FETs, and thelevel shift circuit 300 is a level pull-up circuit. - The
first switch element 310 has a control terminal (i.e. a gate terminal) coupled to a first input signal IN, a first terminal (i.e. a source terminal) coupled to a first voltage source VN, and a second terminal (i.e. a drain terminal) coupled to a first output terminal OUTB. Thesecond switch element 320 has a control terminal (i.e. a gate terminal) coupled to a second input signal INB, a first terminal (i.e. a source terminal) coupled to the first voltage source VN, and a second terminal (i.e. a drain terminal) coupled to a second output terminal OUT, wherein the second input signal INB is an inverse of the first input signal IN. Thethird switch element 330 has a control terminal (i.e. a gate terminal) coupled to the second output terminal OUT, a first terminal (i.e. a source terminal), and a second terminal (i.e. a drain terminal) coupled to the first output terminal OUTB. Thefourth switch element 340, having a control terminal (i.e. a gate terminal) coupled to the first output terminal OUTB, a first terminal (i.e. a source terminal), and a second terminal (i.e. a drain terminal) coupled to the second output terminal OUT. The first current source module is coupled between a second voltage source VP and the first terminal of thethird switch element 330, and is utilized for letting a current passing through thethird switch element 330 smaller than a current passing through thefirst switch element 310 when thefirst switch element 310 and thethird switch element 330 are conducted. The second current source module is coupled between the second voltage source VP and the first terminal of thefourth switch element 340, and is utilized for letting a current passing through thefourth switch element 340 smaller than a current passing through thesecond switch element 320 when thesecond switch element 320 and thefourth switch element 340 are conducted. In this way, it is also practical to let transitions of the output voltages of the first output terminal OUTB and the second output terminal OUT occur successfully when the level shift circuit operates at a low input voltage level. - For example, an initial state of the
level shift circuit 300 is assumed as the following state: thefirst switch element 310 is not conducted (i.e. turned off); thesecond switch element 320 is conducted (i.e. turned on); thethird switch element 330 is conducted; thefourth switch element 340 is not conducted; a voltage level of the first output terminal OUTB is equal to a voltage level of the second voltage source VP and a voltage level of the second output terminal OUT is equal to a voltage level of the first voltage source VN. When the first input signal IN turns on thefirst switch element 310 and the second input signal INB turns off thesecond switch element 320, the voltage level of the first output terminal OUTB is pulled down to the voltage level of the first voltage source VN faster, and thus it is very easily to turn on thefourth switch element 340, so as to let the voltage level of the second output terminal OUT be pulled up to the voltage level of the second voltage source VP, and complete the transition process. - In addition, in a second embodiment of the present invention, the first
current source module 350 in thelevel shift circuit 300 can comprise afifth switch element 352, and the secondcurrent source module 360 can comprise asixth switch element 362. As shown inFIG. 4 , thefifth switch element 352 and thesixth switch element 362 both are P-type FETs. Thefifth switch element 352 has a control terminal (i.e. a gate terminal) coupled to the first output terminal OUTB, a first terminal (i.e. a source terminal) coupled to the second voltage source VP, and a second terminal (i.e. a drain terminal) coupled to the first terminal of thethird switch element 330. Thesixth switch element 362 has a control terminal (i.e. a gate terminal) coupled to the second output terminal OUT, a first terminal (i.e. a source terminal) coupled to the second voltage source VP, and a second terminal (i.e. a drain terminal) coupled to the first terminal of thefourth switch element 340. In addition, the threshold voltages of thefifth switch element 352 and thesixth switch element 362 both are equal to Vt. The second embodiment of the present invention is similar with the first embodiment of the present invention, and an initial state of thelevel shift circuit 300 in the second embodiment is assumed as the following state: thefirst switch element 310 is not conducted (i.e. turned off); thesecond switch element 320 is conducted (i.e. turned on); thethird switch element 330 is conducted; thefourth switch element 340 is not conducted; thefifth switch element 352 is conducted; thesixth switch element 362 is conducted; a voltage level of the first output terminal OUTB is equal to a voltage level of the second voltage source VP minus Vt (i.e. VP−Vt) and a voltage level of the second output terminal OUT is equal to a voltage level of the first voltage source VN. When the first input signal IN turns on thefirst switch element 310 and the second input signal INB turns off thesecond switch element 320, the voltage level of the first output terminal OUTB is pulled down to the voltage level of the first voltage source VN faster, and thus it is very easily to turn on thefourth switch element 340, so as to let the voltage level of the second output terminal OUT be pulled up to the voltage level of the second voltage source VP minus Vt (i.e. VP−Vt), and complete the transition process. - Please refer to
FIG. 5 .FIG. 5 shows a simplified block diagram of alevel shift circuit 500 in accordance with a third embodiment of the present invention. As shown inFIG. 5 , thelevel shift circuit 500 comprises: afirst switch element 510, asecond switch element 520, athird switch element 530, afourth switch element 540, a firstcurrent source module 550, and a secondcurrent source module 560, wherein a voltage level of a first voltage source VP is higher than a voltage level of the second voltage source VN. In addition, thefirst switch element 510 and thesecond switch element 520 both are P-type FETs, and thethird switch element 530 and thefourth switch element 540 both are N-type FETs, and thelevel shift circuit 500 is a level pull-down circuit. - The
first switch element 510 has a control terminal (i.e. a gate terminal) coupled to a first input signal IN, a first terminal (i.e. a source terminal) coupled to a first voltage source VP, and a second terminal (i.e. a drain terminal) coupled to a first output terminal OUTB. Thesecond switch element 520 has a control terminal (i.e. a gate terminal) coupled to a second input signal INB, a first terminal (i.e. a source terminal) coupled to the first voltage source VP, and a second terminal (i.e. a drain terminal) coupled to a second output terminal OUT, wherein the second input signal INB is an inverse of the first input signal IN. Thethird switch element 530 has a control terminal (i.e. a gate terminal) coupled to the second output terminal OUT, a first terminal (i.e. a source terminal), and a second terminal (i.e. a drain terminal) coupled to the first output terminal OUTB. Thefourth switch element 540, having a control terminal (i.e. a gate terminal) coupled to the first output terminal OUTB, a first terminal (i.e. a source terminal), and a second terminal (i.e. a drain terminal) coupled to the second output terminal OUT. The first current source module is coupled between a second voltage source VN and the first terminal of thethird switch element 530, and is utilized for letting a current passing through thethird switch element 530 smaller than a current passing through thefirst switch element 510 when thefirst switch element 510 and thethird switch element 530 are conducted. The second current source module is coupled between the second voltage source VN and the first terminal of thefourth switch element 540, and is utilized for letting a current passing through thefourth switch element 540 smaller than a current passing through thesecond switch element 520 when thesecond switch element 520 and thefourth switch element 540 are conducted. In this way, it is also practical to let transitions of the output voltages of the first output terminal OUTB and the second output terminal OUT occur successfully when the level shift circuit operates at a low input voltage level. - For example, an initial state of the
level shift circuit 500 is assumed as the following state: thefirst switch element 510 is not conducted (i.e. turned off); thesecond switch element 520 is conducted (i.e. turned on); thethird switch element 530 is conducted; thefourth switch element 540 is not conducted; a voltage level of the first output terminal OUTB is equal to a voltage level of the second voltage source VN and a voltage level of the second output terminal OUT is equal to a voltage level of the first voltage source VP. When the first input signal IN turns on thefirst switch element 510 and the second input signal INB turns off thesecond switch element 520, the voltage level of the first output terminal OUTB is pulled up to the voltage level of the first voltage source VP faster, and thus it is very easily to turn on thefourth switch element 540, so as to let the voltage level of the second output terminal OUT be pulled down to the voltage level of the second voltage source VN, and complete the transition process. - In addition, in a fourth embodiment of the present invention, the first
current source module 550 in thelevel shift circuit 500 can comprise afifth switch element 552, and the secondcurrent source module 560 can comprise asixth switch element 562. As shown inFIG. 6 , thefifth switch element 552 and thesixth switch element 562 both are N-type FETs. Thefifth switch element 552 has a control terminal (i.e. a gate terminal) coupled to the first output terminal OUTB, a first terminal (i.e. a source terminal) coupled to the second voltage source VN, and a second terminal (i.e. a drain terminal) coupled to the first terminal of thethird switch element 530. Thesixth switch element 562 has a control terminal (i.e. a gate terminal) coupled to the second output terminal OUT, a first terminal (i.e. a source terminal) coupled to the second voltage source VN, and a second terminal (i.e. a drain terminal) coupled to the first terminal of thefourth switch element 540. In addition, the threshold voltages of thefifth switch element 552 and thesixth switch element 562 both are equal to Vt. The fourth embodiment of the present invention is similar with the third embodiment of the present invention, and an initial state of thelevel shift circuit 500 in the fourth embodiment is assumed as the following state: thefirst switch element 510 is not conducted (i.e. turned off); thesecond switch element 520 is conducted (i.e. turned on); thethird switch element 530 is conducted; thefourth switch element 540 is not conducted; thefifth switch element 552 is conducted; thesixth switch element 562 is conducted; a voltage level of the first output terminal OUTB is equal to a voltage level of the second voltage source VN plus Vt (i.e. VP+Vt) and a voltage level of the second output terminal OUT is equal to a voltage level of the first voltage source VP. When the first input signal IN turns on thefirst switch element 510 and the second input signal INB turns off thesecond switch element 520, the voltage level of the first output terminal OUTB is pulled up to the voltage level of the first voltage source VP faster, and thus it is very easily to turn on thefourth switch element 540, so as to let the voltage level of the second output terminal OUT be pulled down to the voltage level of the second voltage source VN plus Vt (i.e. VP+Vt), and complete the transition process. - Briefly summarized, the driving circuit disclosed by the present invention is capable of letting transitions of the output voltages of the first output terminal OUTB and the second output terminal OUT occur successfully when the level shift circuit operates at a low input voltage level.
- Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention.
Claims (12)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW97132356A | 2008-08-25 | ||
TW097132356A TWI371673B (en) | 2008-08-25 | 2008-08-25 | Level shift circuit |
TW097132356 | 2008-08-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20100045358A1 true US20100045358A1 (en) | 2010-02-25 |
US7679421B1 US7679421B1 (en) | 2010-03-16 |
Family
ID=41695788
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/277,259 Active US7679421B1 (en) | 2008-08-25 | 2008-11-24 | Level shift circuit |
Country Status (2)
Country | Link |
---|---|
US (1) | US7679421B1 (en) |
TW (1) | TWI371673B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103325348A (en) * | 2012-03-19 | 2013-09-25 | 瑞鼎科技股份有限公司 | Potential shift circuit |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8680912B2 (en) * | 2012-07-17 | 2014-03-25 | Arm Limited | Level shifting circuitry |
FR3096198A1 (en) * | 2019-05-14 | 2020-11-20 | Stmicroelectronics (Grenoble 2) Sas | Integrated voltage level shifter |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080136489A1 (en) * | 2005-03-16 | 2008-06-12 | Matsushita Electric Industrial Co., Ltd. | Level shifter |
US20080265970A1 (en) * | 2007-04-27 | 2008-10-30 | Mosaid Technologies Incorporated | Voltage level shifter and buffer using same |
-
2008
- 2008-08-25 TW TW097132356A patent/TWI371673B/en active
- 2008-11-24 US US12/277,259 patent/US7679421B1/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080136489A1 (en) * | 2005-03-16 | 2008-06-12 | Matsushita Electric Industrial Co., Ltd. | Level shifter |
US20080265970A1 (en) * | 2007-04-27 | 2008-10-30 | Mosaid Technologies Incorporated | Voltage level shifter and buffer using same |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103325348A (en) * | 2012-03-19 | 2013-09-25 | 瑞鼎科技股份有限公司 | Potential shift circuit |
Also Published As
Publication number | Publication date |
---|---|
TW201009531A (en) | 2010-03-01 |
TWI371673B (en) | 2012-09-01 |
US7679421B1 (en) | 2010-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9300285B2 (en) | Gate driver circuit | |
US10347325B1 (en) | DDR4 memory I/O driver | |
US6940317B2 (en) | Level-shifter circuit properly operable with low voltage input | |
US7659767B2 (en) | Boost circuit and level shifter | |
US20130222037A1 (en) | Voltage level shifter | |
US7705638B2 (en) | Switching control circuit with reduced dead time | |
US9762231B2 (en) | Transistors configured for gate overbiasing and circuits therefrom | |
US7724069B1 (en) | Analog switch for operation outside power rails with low supply current | |
US7679421B1 (en) | Level shift circuit | |
US6462602B1 (en) | Voltage level translator systems and methods | |
US7741882B1 (en) | Current-limited output buffer | |
US7598791B2 (en) | Semiconductor integrated apparatus using two or more types of power supplies | |
US7777530B2 (en) | Comparator module | |
US20130120886A1 (en) | Driving circuits with power mos breakdown protection and driving methods thereof | |
US20130063195A1 (en) | Digital input buffer | |
CN108022549B (en) | Logic circuit, shift register, drive circuit and display panel | |
US9356584B2 (en) | Level shifter | |
US10630268B2 (en) | Voltage level shifter circuit | |
US8045399B2 (en) | Data output circuit in a semiconductor memory apparatus | |
KR20100133610A (en) | Voltage level shifter | |
US8502570B2 (en) | High efficiency driving circuit | |
US7215173B2 (en) | Low-swing level shifter | |
US7733154B2 (en) | Semiconductor device | |
US7459953B1 (en) | Voltage adjusting circuit | |
CN110176926B (en) | OR gate circuit, gate drive circuit and display panel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ILI TECHNOLOGY CORP.,TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HSU, KUO-JEN;REEL/FRAME:021884/0793 Effective date: 20081120 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAT HOLDER NO LONGER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: STOL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: MRISE TECHNOLOGY INC., TAIWAN Free format text: MERGER;ASSIGNOR:ILI TECHNOLOGY CORP.;REEL/FRAME:040688/0263 Effective date: 20150826 |
|
AS | Assignment |
Owner name: ILI TECHNOLOGY CORP., TAIWAN Free format text: CHANGE OF NAME;ASSIGNOR:MRISE TECHNOLOGY INC.;REEL/FRAME:040676/0700 Effective date: 20161220 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: ILI TECHNOLOGY HOLDING CORPORATION, CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ILI TECHNOLOGY CORP.;REEL/FRAME:055257/0614 Effective date: 20201210 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: ILI TECHNOLOGY CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ILI TECHNOLOGY HOLDING CORPORATION;REEL/FRAME:060262/0911 Effective date: 20220322 |