US20090321843A1 - Cmos device comprising mos transistors with recessed drain and source areas and a si/ge material in the drain and source areas of the pmos transistor - Google Patents
Cmos device comprising mos transistors with recessed drain and source areas and a si/ge material in the drain and source areas of the pmos transistor Download PDFInfo
- Publication number
- US20090321843A1 US20090321843A1 US12/464,161 US46416109A US2009321843A1 US 20090321843 A1 US20090321843 A1 US 20090321843A1 US 46416109 A US46416109 A US 46416109A US 2009321843 A1 US2009321843 A1 US 2009321843A1
- Authority
- US
- United States
- Prior art keywords
- gate electrode
- strain
- forming
- drain
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000463 material Substances 0.000 title claims description 112
- 238000000034 method Methods 0.000 claims abstract description 125
- 239000004065 semiconductor Substances 0.000 claims abstract description 102
- 230000008569 process Effects 0.000 claims abstract description 72
- 239000003989 dielectric material Substances 0.000 claims abstract description 62
- 229910052751 metal Inorganic materials 0.000 claims abstract description 50
- 239000002184 metal Substances 0.000 claims abstract description 50
- 229910045601 alloy Inorganic materials 0.000 claims abstract description 40
- 239000000956 alloy Substances 0.000 claims abstract description 40
- 239000010703 silicon Substances 0.000 claims abstract description 22
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 20
- 230000001939 inductive effect Effects 0.000 claims description 56
- 125000006850 spacer group Chemical group 0.000 claims description 30
- 238000009413 insulation Methods 0.000 claims description 25
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 21
- 229910021332 silicide Inorganic materials 0.000 claims description 19
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical group [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 19
- 239000007772 electrode material Substances 0.000 claims description 18
- 239000000758 substrate Substances 0.000 claims description 9
- 230000006870 function Effects 0.000 claims description 5
- 238000004519 manufacturing process Methods 0.000 abstract description 26
- 230000007246 mechanism Effects 0.000 abstract description 13
- 229910052732 germanium Inorganic materials 0.000 abstract description 6
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 abstract description 6
- 239000010410 layer Substances 0.000 description 113
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 28
- 238000000151 deposition Methods 0.000 description 27
- 230000008021 deposition Effects 0.000 description 20
- 230000001965 increasing effect Effects 0.000 description 15
- 238000002513 implantation Methods 0.000 description 14
- 239000000377 silicon dioxide Substances 0.000 description 14
- 235000012239 silicon dioxide Nutrition 0.000 description 14
- 239000002019 doping agent Substances 0.000 description 13
- 230000002708 enhancing effect Effects 0.000 description 12
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 12
- 229910052581 Si3N4 Inorganic materials 0.000 description 11
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 11
- 229920005591 polysilicon Polymers 0.000 description 9
- 230000008901 benefit Effects 0.000 description 7
- 239000002800 charge carrier Substances 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 6
- 239000011229 interlayer Substances 0.000 description 6
- 238000002955 isolation Methods 0.000 description 6
- 238000012545 processing Methods 0.000 description 6
- 239000000126 substance Substances 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 5
- 229910000449 hafnium oxide Inorganic materials 0.000 description 5
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 5
- 230000000873 masking effect Effects 0.000 description 5
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 5
- 230000009467 reduction Effects 0.000 description 5
- 238000012876 topography Methods 0.000 description 5
- 238000013459 approach Methods 0.000 description 4
- 238000013461 design Methods 0.000 description 4
- 238000010348 incorporation Methods 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 4
- CPELXLSAUQHCOX-UHFFFAOYSA-N Hydrogen bromide Chemical compound Br CPELXLSAUQHCOX-UHFFFAOYSA-N 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 125000001475 halogen functional group Chemical group 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 229910000927 Ge alloy Inorganic materials 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 229910000676 Si alloy Inorganic materials 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- 239000006117 anti-reflective coating Substances 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000011049 filling Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 230000035515 penetration Effects 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 239000002210 silicon-based material Substances 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000012876 carrier material Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 239000002178 crystalline material Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229960002050 hydrofluoric acid Drugs 0.000 description 1
- 229910000042 hydrogen bromide Inorganic materials 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000010849 ion bombardment Methods 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000007517 polishing process Methods 0.000 description 1
- 238000004886 process control Methods 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 238000005549 size reduction Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- PWYYWQHXAPXYMF-UHFFFAOYSA-N strontium(2+) Chemical compound [Sr+2] PWYYWQHXAPXYMF-UHFFFAOYSA-N 0.000 description 1
- 238000011282 treatment Methods 0.000 description 1
- 238000007704 wet chemistry method Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823835—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes silicided or salicided gate conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
Abstract
Description
- 1. Field of the Invention
- Generally, the subject matter disclosed herein relates to integrated circuits, and, more particularly, to high performance transistors having recessed drain and source regions and strained channel regions by using stress sources, such as stressed overlayers, a strained semi-conductor alloy in drain and source areas to enhance charge carrier mobility in the channel region of a MOS transistor.
- 2. Description of the Related Art
- Generally, a plurality of process technologies are currently practiced in the field of semiconductor production, wherein, for complex circuitry, such as microprocessors, advanced storage chips and the like, CMOS technology is currently the most promising approach due to the superior characteristics in view of operating speed and/or power consumption and/or cost efficiency. During the fabrication of complex integrated circuits using CMOS technology, millions of transistors, i.e., N-channel transistors and P-channel transistors, are formed on a substrate including a crystalline semiconductor layer. A MOS transistor, irrespective of whether an N-channel transistor or a P-channel transistor is considered, comprises so-called PN junctions that are formed by an interface of highly doped drain and source regions with an inversely or weakly doped channel region disposed between the drain region and the source region. The conductivity of the channel region, i.e., the drive current capability of the conductive channel, is controlled by a gate electrode formed near the channel region and separated therefrom by a thin insulating layer. The conductivity of the channel region, upon formation of a conductive channel due to the application of an appropriate control voltage to the gate electrode, depends, among other things, on the dopant concentration, the mobility of the majority charge carriers and, for a given extension of the channel region in the transistor width direction, on the distance between the source and drain regions, which is also referred to as channel length. Hence, in combination with the capability of rapidly creating a conductive channel below the insulating layer upon application of the control voltage to the gate electrode, the overall conductivity of the channel region substantially determines the performance of MOS transistors. Thus, the reduction of the channel length is a dominant design criterion for accomplishing an increase in the operating speed and packing density of the integrated circuits.
- The continuing shrinkage of the transistor dimensions, however, involves a plurality of issues associated therewith that have to be addressed so as to not unduly offset the advantages obtained by steadily decreasing the channel length of MOS transistors. One major problem in this respect is to provide low sheet and contact resistivity in drain and source regions and any contacts connected thereto and to maintain channel controllability. For example, reducing the channel length may necessitate an increase of the capacitive coupling between the gate electrode and the channel region, which may call for reduced thickness of the gate insulation layer. Presently, the thickness of silicon dioxide based gate insulation layers is in the range of 1-2 nm, wherein a further reduction may be less desirable in view of leakage currents, which typically exponentially increase when reducing the gate dielectric thickness. For this reason, in advanced transistor designs, a high-k dielectric material may be used in the gate dielectric layer, possibly in combination with a metal in the gate electrode, to enhance channel controllability and reduce signal propagation delay caused by a high gate resistivity of conventional gate materials, such as polysilicon in combination with a metal silicide.
- The continuous size reduction of the critical dimensions, i.e., the gate length of the transistors, necessitates the adaptation and possibly the new development of highly complex process techniques concerning the above-identified problems. It has, therefore, been proposed to improve transistor performance by enhancing the channel conductivity of the transistor elements by increasing the charge carrier mobility in the channel region for a given channel length, thereby offering the potential for achieving a performance improvement that is comparable with the advance to a future technology node, while avoiding or at least postponing many of the above-mentioned problems, or achieving further increased performance when combined with other performance enhancing techniques, such as high-k gate dielectrics and the like. One efficient mechanism for increasing the charge carrier mobility is the modification of the lattice structure in the channel region, for instance by creating tensile or compressive stress in the vicinity of the channel region to produce a corresponding strain in the channel region, which results in a modified mobility for electrons and holes, respectively. For example, for standard silicon substrates, creating tensile strain in the channel region increases the mobility of electrons, which in turn may directly translate into a corresponding increase in the conductivity and thus drive current and operating speed. On the other hand, compressive strain in the channel region may increase the mobility of holes, thereby providing the potential for enhancing the performance of P-type transistors. The introduction of stress or strain engineering into integrated circuit fabrication is an extremely promising approach, since, for example, strained silicon may be considered as a “new” type of semiconductor material, which may enable the fabrication of fast powerful semiconductor devices without requiring expensive semiconductor materials, while many of the well-established manufacturing techniques may still be used.
- According to one promising approach for creating strain in the channel region of transistor elements, the dielectric material that is formed above the basic transistor structure may be provided in a highly stressed state so as to induce a desired type of strain at the transistor and in particular in the channel region thereof. For example, the transistor structures are typically embedded in an interlayer dielectric material, which may provide the desired mechanical and electrical integrity of the individual transistor structures and which may provide a platform for the formation of additional wiring layers, which are typically required for providing the electrical interconnections between the individual circuit elements. That is, a plurality of wiring levels or metallization layers may typically be provided which may include horizontal metal lines and vertical vias including appropriate conductive materials for establishing the electrical connections. Consequently, an appropriate contact structure has to be provided which connects the actual circuit elements, such as transistors, capacitors and the like, or respective portions thereof, with the very first metallization layer. For this purpose, the interlayer dielectric material has to be appropriately patterned in order to provide respective openings connecting to the desired contact areas of the circuit elements, which may typically be accomplished by using an etch stop material in combination with the actual interlayer dielectric material.
- For example, silicon dioxide is a well-established interlayer dielectric material in combination with silicon nitride, which may act as an efficient etch stop material during the formation of the contact openings. Consequently, the etch stop material, i.e., the silicon nitride material, is in close contact with the basic transistor structure and thus may be efficiently used for inducing strain in the transistors, in particular as silicon nitride may be deposited on the basis of well-established plasma enhanced chemical vapor deposition (PECVD) techniques with high internal stress. For instance, silicon nitride may be deposited with high internal compressive stress of up to 2 GPa and even higher by selecting appropriate deposition parameters. On the other hand, a moderately high internal tensile stress level may be created up to 1 GPa and higher by appropriately adjusting the process parameters, for instance, in particular the degree of ion bombardment during the deposition of the silicon nitride material. Consequently, the magnitude of the strain created in the channel region of a transistor element may depend on the internal stress level of the dielectric etch stop material and the thickness of stressed dielectric material in combination with the effective offset of the highly stressed dielectric material with respect to the channel region. Consequently, in view of enhancing transistor performance, it may be desirable to increase the internal stress level and also provide increased amounts of highly stressed dielectric material in the vicinity of the transistor element, while also positioning the stressed dielectric material as closely as possible to the channel region.
- It turns out, however, that the internal stress levels of silicon nitride material may be restricted by the overall deposition capabilities of presently available PECVD techniques, while the effective layer thickness may also be substantially determined by the basic transistor topography and the distance between neighboring circuit elements. Consequently, although providing significant advantages, the efficiency of the stress transfer mechanism may depend significantly on process and device specifics and may result in reduced performance gain for well-established standard transistor designs having gate lengths of 50 nm and less, since the given device topography and the gap fill capabilities of the respective deposition process, in combination with a moderately high offset of the highly stressed material from the channel region caused by sophisticated spacer structures, may reduce the finally obtained strain in the channel region.
- For these reasons, it has been suggested to use a recessed transistor architecture, i.e., an architecture in which portions of drain and source regions are recessed with respect to the channel region in the vicinity of the interface between the channel and the gate insulation layer in order to allow the deposition of the highly stressed dielectric material at a height level that corresponds to the channel region, thereby efficiently enhancing the lateral stress transfer mechanism into the channel region. This mechanism may be completed, for example, in some approaches with respect to enhancing performance of P-channel transistors, by providing a semiconductor material at least in portions of the drain and source areas in such a manner that a desired type of strain may be generated in the adjacent channel region. For this purpose, frequently, a silicon/germanium mixture or alloy may be used which may be epitaxially grown on a silicon template material, thereby creating a strained state of the silicon/germanium alloy, which may exert a certain stress on the adjacent channel region, thereby creating the desired type of strain therein. The magnitude of the strain in the channel region may be adjusted on the basis of the size of respective cavities in which the silicon/germanium alloy may be grown and by the amount of the germanium concentration in the semiconductor alloy. Since the respective strained semiconductor alloy may be positioned immediately adjacent to the channel region, a highly efficient strain-inducing mechanism may be provided. However, this strain-inducing mechanism may be difficult to be integrated into a process flow for providing a recessed transistor configuration, when the semiconductor alloy is provided in an early state of the process flow. That is, the process steps required for recessing the drain and source regions may affect other transistor components, such as the gate electrodes, the metal silicide regions that are typically to be formed on the drain and source regions and the like. Furthermore, the incorporation of sophisticated gate structures on the basis of high-k dielectrics and metal-containing electrode materials may also contribute to increased process complexity in combination with a recessed transistor configuration. However, in principle, each of these mechanisms may contribute to enhanced device performance.
- The present disclosure is directed to various methods and devices that may avoid, or at least reduce, the effects of one or more of the problems identified above.
- The following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an exhaustive overview of the invention. It is not intended to identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.
- Generally, the subject matter disclosed herein relates to semiconductor devices and techniques for fabricating the same wherein enhanced transistor performance may be obtained for a transistor on the basis of a recessed transistor configuration, in combination with the incorporation of a strain-inducing semiconductor alloy at an early manufacturing stage. For this purpose, a technique may be provided which may maintain a high degree of compatibility with sophisticated CMOS technologies, in which a strained semiconductor alloy, such as strained silicon/germanium material, may be provided in the drain and source areas of P-channel transistors, while, in a later manufacturing stage, additional strain-inducing mechanisms may be implemented in the form of strain-inducing cap layers, the strain-inducing effect of which may be enhanced by providing recessed transistor configuration for N-channel transistors and P-channel transistors. To this end, an appropriate system of etch stop or cap layers in gate electrode structures may be provided in order to provide a high degree of compatibility with established manufacturing processes, such as the incorporation of drain and source areas while using the gate electrode structure as an efficient implantation mask, the height of which may be reduced in a later stage on the basis of respective cap or etch stop layers, while also enabling the formation of respective recesses in the drain and source areas. In some illustrative embodiments, the configuration of etch stop cap layers provided in the gate electrode structure may incorporate highly sophisticated techniques, such as high-k dielectric materials as gate dielectric in combination with metal-containing electrode materials, which may be provided in a very advanced stage after completing the basic transistor structure. Consequently, a plurality of performance enhancing mechanisms may be implemented into a highly efficient overall process flow.
- One illustrative semiconductor device disclosed herein comprises a transistor formed above a substrate and comprising drain and source regions which include a strain-inducing semiconductor alloy. The drain and source regions further comprise metal silicide regions having a recessed surface portion that is positioned at a lower height level compared to a height level defined by a surface of a gate insulation layer that separates a gate electrode from a channel region of the transistor. The semiconductor device further comprises a strain-inducing layer formed above the drain and source regions, wherein the strain-inducing layer and the strain-inducing semiconductor alloy create the same type of strain in the channel region.
- One illustrative method disclosed herein comprises forming a gate electrode structure above a silicon-containing semiconductor region, wherein the gate electrode structure comprises a cap layer, a first etch stop layer located below the cap layer and a second etch stop layer located below the first etch stop layer. The method further comprises forming a strain-inducing semiconductor alloy in recesses in the silicon-containing semiconductor region laterally offset from the gate electrode structure. Furthermore, drain and source regions are formed in the semiconductor region and the semiconductor alloy. Furthermore, the method comprises removing material of the silicon-containing semiconductor region and of the gate electrode structure so as to recess the drain and source regions and reduce a height of the gate electrode structure while using the second etch stop layer as an etch stop. Furthermore, a strain-inducing layer is formed above the drain and source regions.
- Another illustrative method disclosed herein comprises forming drain and source regions of a first transistor in a semiconductor layer adjacent to a first gate electrode having formed on sidewalls thereof a first spacer structure, wherein the drain and source regions of the first transistor comprise a strain-inducing semiconductor alloy. The method further comprises forming drain and source regions of a second transistor adjacent to a second gate electrode having formed on sidewalls thereof a second spacer structure. The method additionally comprises forming recesses in the drain and source regions of the first and second transistors and removing a portion of the first and second gate electrodes in a common etch process. Finally, the method comprises forming a first strain-inducing material above the drain and source regions of the first transistor and forming a second strain-inducing material above the drain and source regions of the second transistor, wherein the first and second strain-inducing materials generate a different type of strain.
- The disclosure may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:
-
FIGS. 1 a-1 f schematically illustrate cross-sectional views of a semiconductor device comprising an N-channel transistor and a P-channel transistor during various manufacturing stages in forming a semiconductor alloy in the P-channel transistor and recessing the drain and source areas of both transistors, according to illustrative embodiments; -
FIGS. 1 g-1 h schematically illustrate cross-sectional views of the semiconductor device in advanced manufacturing stages in which the basic transistor configurations may be completed on the basis of a silicidation process performed for gate electrode structures and the drain and source regions in a common process, followed by the deposition of appropriate strain-inducing dielectric materials, according to illustrative embodiments; and -
FIGS. 1 i-1 l schematically illustrate cross-sectional views of the semiconductor device as shown inFIGS. 1 a-1 f when the basic transistor structure is provided by using high-k dielectric materials for the gate insulation layer and appropriate metal-containing electrode materials, according to further illustrative embodiments. - While the subject matter disclosed herein is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
- Various illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.
- The present subject matter will now be described with reference to the attached figures. Various structures, systems and devices are schematically depicted in the drawings for purposes of explanation only and so as to not obscure the present disclosure with details that are well known to those skilled in the art. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present disclosure. The words and phrases used herein should be understood and interpreted to have a meaning consistent with the understanding of those words and phrases by those skilled in the relevant art. No special definition of a term or phrase, i.e., a definition that is different from the ordinary and customary meaning as understood by those skilled in the art, is intended to be implied by consistent usage of the term or phrase herein. To the extent that a term or phrase is intended to have a special meaning, i.e., a meaning other than that understood by skilled artisans, such a special definition will be expressly set forth in the specification in a definitional manner that directly and unequivocally provides the special definition for the term or phrase.
- Generally, the present disclosure relates to semiconductor devices and process techniques for combining a plurality of performance-enhancing mechanisms while nevertheless maintaining a highly efficient overall process flow with a high degree of flexibility and compatibility with well-established process techniques. For this purpose, a recessed transistor configuration, i.e., a transistor configuration in which an upper surface of drain and source regions may be positioned at a lower height level compared to the gate dielectric material, may be provided in combination with a strain-inducing semiconductor alloy, at least in one type of transistor, which may be provided in an early manufacturing stage, according to well-established process techniques. Furthermore, the semiconductor devices and techniques disclosed herein may also enable the incorporation of sophisticated gate electrode structures, for instance comprising high-k dielectric materials in combination with metal-containing electrode materials, wherein sophisticated gate electrode structures may be concurrently provided with polycrystalline silicon-based gate electrodes, if desired, wherein a corresponding manufacturing sequence for providing the sophisticated gate electrode structures may be compatible with the presence of strain-inducing semiconductor alloys. In some illustrative aspects disclosed herein, an appropriately configured gate electrode structure may be formed which may comprise an appropriate cap layer and intermediate dielectric layers or etch stop layers, which may enable an efficient process flow for incorporating the strain-inducing semiconductor alloy and forming appropriate recesses in the drain and source regions in a later manufacturing stage, in combination with providing metal silicide according to conventional process techniques, while also enabling a replacement of the initial gate electrode material with a metal-containing material, possibly in combination with a high-k dielectric material.
- In addition, the cap layer on top of the gate electrode structure may enable an increase of the implantation energies of corresponding ion implantation processes to be performed to form halo regions, i.e., counter-doped regions, and the drain and source regions, wherein the appropriate thickness of the cap layer prevents penetration of the implant species in the gate dielectric and the channel region of the transistor. Since the “disposable” cap layer is removed in a later stage, the height of the gate electrode, for instance a polysilicon gate electrode, is reduced, thereby also reducing the parasitic capacitance between the gate electrode and the contact element, extending through the contact level of the transistor and the drain and source regions. Moreover, the reduced height of the gate electrode may enable the provision of any stress-inducing overlayers with increased thickness and thus enhanced efficiency with respect to creating strain in the channel region.
- Consequently, the advantages of a recessed transistor configuration, i.e., the positioning of a highly stressed dielectric material closer to the channel region of the transistors, even if a reduced layer thickness in other device regions may be required for the highly stressed dielectric material due to restricted conformal deposition capabilities of the corresponding plasma enhanced deposition processes, may be maintained, while also a strain-inducing semiconductor alloy may be positioned adjacent to the channel region of at least one type of transistor, thereby even further enhancing the overall strain-inducing mechanism. Thus, even for sophisticated transistor geometries, which may require the deposition of a reduced amount of highly stressed dielectric material, the actual amount of dielectric material positioned in close proximity to the channel region at a height level that substantially corresponds to the height level of the channel region may be increased, which, in combination with the generally enhanced lateral stress transfer, may provide a higher strain in the channel region, thereby contributing to enhanced charge carrier mobility and thus drive current capability of the transistors under consideration. Furthermore, the recessed drain and source configurations in N-channel transistors and P-channel transistors may also provide an increased surface area that is available in a silicidation process, which may therefore result in a reduced sheet resistance of the contact areas of the corresponding transistors. In addition, in some illustrative embodiments, any constraints imposed on the silicidation of the drain and source regions and on the silicidation process of the gate electrode structure may be over-come by replacing the initial gate electrode material by any appropriate metal-containing material, thereby significantly enhancing the overall gate resistivity, while an enhancement with respect to the capacitive coupling of the gate electrode to the channel region may also be accomplished by using high-k dielectric materials, which are to be understood as dielectric materials having a dielectric constant of approximately 10 or higher. For example, materials such as tantalum oxide (Ta2O5) with a k of approximately 25, strontium titanium oxide (SrTiO3) having a k of approximately 150, hafnium oxide (HfO2), hafnium silicon oxide (HfSiO), zirconium oxide (ZrO2) and the like, may be used as appropriate insulation layers and, in some illustrative embodiments, also as efficient stop or mask layers located in the initially provided gate electrode structure in order to obtain an enhanced etch stop capability. Thus, by providing a high-k dielectric material for the gate insulation layers in combination with highly conductive non-polysilicon materials, such as titanium nitride and the like, its performance may be enhanced since a depletion zone, which may typically occur in polysilicon gate electrode structures, may be avoided by positioning the silicon-containing material directly on the high-k dielectric material. In some illustrative embodiments, sophisticated gate electrode structures may be provided selectively for performance transistors, while, in other device areas, such as memory areas and the like, well-established polysilicon electrode structures on the basis of polysilicon and metal silicide may be maintained, while nevertheless providing a recessed transistor configuration in combination with strain-inducing semiconductor alloys.
-
FIG. 1 a schematically illustrates a cross-sectional view of asemiconductor device 100 comprising asubstrate 101, above which may be formed a silicon-containingsemiconductor layer 103. Thesubstrate 101 may represent any appropriate carrier material for forming thereabove thesemiconductor layer 103, wherein, depending on the overall device requirements locally or globally across thesubstrate 101, a buried insulating layer (not shown) may be provided below thesemiconductor layer 103, thereby defining a silicon-on-insulator (SOI) configuration. In other cases, thesemiconductor layer 103 may represent a portion of a substantially crystalline material of thesubstrate 101. Moreover,trench isolation structures 102, such as shallow trench isolations, may be provided such that respective “active” areas may be defined in thesemiconductor layer 103. An active semiconductor area may be considered as a semiconductor region in thelayer 103 in which an appropriate dopant profile is to be established so as to obtain at least one PN junction. In the illustrative embodiment shown inFIG. 1 a, thesemiconductor layer 103 may be divided by theisolation structures 102 such that afirst transistor 150A and asecond transistor 150B may be provided in an early manufacturing stage. That is, the first andsecond transistors gate electrode structure 110 comprising agate insulation layer 111 that is formed on a portion of thesemiconductor layer 103, which may also be referred to as achannel region 104. It should be appreciated that agate insulation layer 111 may also be formed on dielectric portions ofcorresponding isolation structures 102, since typically thegate electrode structure 110 may extend in the transistor width direction, i.e., inFIG. 1 a, the direction perpendicular to the drawing plane beyond a semiconductor region enclosed by theisolation structure 102. Thegate insulation layer 111 may, in some illustrative embodiments, be provided in the form of a conventional dielectric material, i.e., a silicon dioxide-based material, possibly including nitrogen, while, in other cases, a high-k dielectric material may be used, for instance in the form of one or more of the materials described above. The high-k dielectric material may be provided in combination with a very thin conventional dielectric material, such as silicon dioxide and the like, if considered appropriate. In still other illustrative embodiments, thegate insulation layer 111 may be partially or completely placed with a high-k dielectric material in a later manufacturing stage. - Furthermore, the
gate electrode structure 110 may comprise agate electrode 112, which may be comprised of conductive material, such as polycrystalline silicon, in the form ofrespective portions etch stop layer 112C. For example, theintermediate dielectric layer 112C may be provided in the form of silicon dioxide or any other appropriate material providing the desired etch stop and masking capabilities in a later manufacturing stage. In other illustrative embodiments, theintermediate dielectric layer 112C may comprise a high-k dielectric material, such as hafnium oxide, which may exhibit a high etch resistivity with respect to a plurality of well-established etch recipes, such as fluoric acid (HF) and the like. Moreover, thegate electrode 112 may comprise a further etch stop orcap layer 112D, which may be comprised of silicon dioxide and the like, and which may provide etch stop capabilities with respect to acap layer 113 of thegate electrode structure 110, which may be provided in the form of a silicon nitride material. It should be appreciated, however, that any other appropriate material may be selected for thelayers 112D and thecap layer 113, as long as thecap layer 113 may be selectively removed with respect to thelayer 112D during the further processing, as will be described later on in more detail. Furthermore, in other illustrative embodiments, thegate electrode 112 may be provided without thelayer 112D when the etch selectivity ofportion 112B with respect to thecap layer 113 is considered appropriate during the further processing. It should be appreciated that thegate electrode 112 may be provided with a height which may provide the desired ion blocking effect when performing implantation processes for defining the drain and source areas for thetransistors - The
semiconductor device 100 as shown inFIG. 1 a may be formed on the basis of the following processes. Prior to or after forming theisolation structures 102, which may include sophisticated lithography techniques, etch processes, deposition processes, memorization techniques and the like, using well-established recipes, an appropriately based dopant profile may be established for thetransistors transistor 150A may represent a P-channel transistor and may thus receive a basic N-doping in order to adjust basic transistor characteristics. Similarly, thetransistor 150B may receive a basic P-doping when representing an N-channel transistor. Next, material of thegate insulation layer 111 may be formed, for instance, by oxidation and respective treatments, deposition and the like, depending on the desired material composition of thelayer 111. Thereafter, material for thegate electrode 112, i.e., theportion 112A, may be formed, for instance, by depositing a polycrystalline silicon material on the basis of well-established chemical vapor deposition (CVD) techniques, such as low pressure CVD and the like. Thereafter, the intermediatedielectric material 112C may be formed, for instance, by oxidation, deposition and the like, depending on the overall process strategy. For example, when providing a silicon dioxide material, well-established deposition recipes may be used. Similarly, a high-k dielectric material may be deposited, such as hafnium oxide, if enhanced etch stop capabilities may be required. Next, the material for theportion 112B may be deposited, followed by a deposition, oxidation and the like in order to form the cap layer oretch stop layer 112D. Thereafter, material of thecap layer 113, for instance in the form of a silicon nitride material, may be deposited. Furthermore, if required, thecap layer 113 may comprise additional materials to obtain a desired anti-reflective coating (ARC) stack, if considered appropriate. Thereafter, sophisticated lithography techniques may be used to form a resist mask which may be used for patterning at least thecap layer 113, wherein, if required, thelayer 112D may be used as an etch stop material. Thereafter, the patterning of thegate electrode 112 may be formed by using well-established recipes, wherein, however, etched process control may be obtained by the intermediateetch stop layer 112C, since first theportion 112B may be patterned and thereafter theintermediate layer 112C may be opened and then theportion 112A may be etched. -
FIG. 1 b schematically illustrates thesemiconductor device 100 in a further advanced manufacturing stage in which amask layer 105, for instance comprised of silicon nitride, may be formed above thesecond transistor 150B, while aspacer element 105A may be formed on sidewalls of thegate electrode structure 110, thereby covering exposed sidewall portions of agate electrode 112. Thedevice 100 as shown inFIG. 1 b may be formed by depositing themask layer 105 above the first andsecond transistors transistor 150B, for instance by a resist material, while exposing thedevice 100 to an anisotropic etch ambient for selectively removing material of themask layer 105 from horizontal device portions, thereby forming thespacer element 105A. -
FIG. 1 c schematically illustrates thesemiconductor device 100 in a further advanced manufacturing stage. As illustrated, thetransistor 150A may comprise asemiconductor alloy 107 formed within thesemiconductor layer 103, wherein thesemiconductor alloy 107 may represent a strain-inducing material, for instance in the form of silicon/germanium, silicon/germanium/tin, silicon/tin and the like. In this case, the strain-inducingsemiconductor alloy 107 may adopt substantially the same crystalline structure and thus lattice constant relative to the surrounding silicon-containing material of thelayer 103, which may result in a strained state of thematerial 107, since its natural lattice constant may be greater compared to the lattice constant of the base material of thelayer 103. For example, depending on the concentration of the species having the increased covalent radius, a respective pronounced increase of the natural lattice constant may be achieved, thereby providing increased deformed state of thematerial 107, which in turn results in a respective compressive strain in thechannel region 104. In other illustrative embodiments, thesemi-conductor alloy 107 may be comprised of a material composition having a natural lattice constant that is smaller than that of the surrounding material of thelayer 103, thereby creating a tensile strain component in thechannel region 104. In still other illustrative embodiments, an appropriate semiconductor alloy may be provided in thetransistor 150B so as to also enhance performance thereof by creating a respective strain therein. - The
semiconductor device 100 as shown inFIG. 1 c may be formed on the basis of the following processes. After providing themask layer 105 and thespacer element 105A (FIG. 1 b), thedevice 100 may be exposed to an appropriate etch ambient for removing material of exposed portions of thelayer 103 for thetransistor 150A. It should be appreciated that themask layer 105 may also be provided in the form of a spacer element for thetransistor 150B if respective recesses or cavities may also be desired for thetransistor 150B. The corresponding etch process may be performed on the basis of well-established process recipes, wherein the size and shape of the corresponding cavities may be adjusted on the basis of the etch parameters. That is, the degree of directionality of the etch process may be adjusted on the basis of well-established parameters, while also a depth of the corresponding cavities may be adjusted on the basis of the etch time for a given parameter setting. Consequently, an offset of the cavity with respect to thegate electrode 112 may be adjusted on the basis of the width of thespacer element 105A and the selection of the etch parameters. After the etch process, exposed surface portions of thelayer 103 in thetransistor 150A may be prepared for a selective epitaxial growth process, which may then be performed on the basis of well-established process parameters in order to deposit thesemiconductor alloy 107. During the epitaxial growth process, a significant deposition of thematerial 107 on dielectric surface portions may be suppressed, while thematerial 107 may grow within the recesses, thereby adopting the lattice constant of the remaining material of thelayer 103, which may act as a growth template. After the growth of thesemiconductor alloy 107, themask layer 105, thespacer 105A and the cap layers 113 (seeFIG. 1 b) may be removed, for instance, on the basis of hot phosphoric acid, if these materials are comprised of silicon nitride. In other cases, any other appropriate selective etch recipe may be used so as to not unduly affect thesemiconductor alloy 107 when removing these components. -
FIG. 1 d schematically illustrates thesemiconductor device 100 in a further advanced stage in whichextension regions 120E may be formed adjacent to thegate electrodes 112. For this purpose, appropriate masking regimes may be used so as to selectively introduce an appropriate dopant species into the first andsecond transistors channel region 104 may be enhanced, while also reducing any variance of the threshold voltage of thetransistors gate electrode 112, which, in some illustrative embodiments, may be replaced by an appropriately selected metal-containing material, as will be described later on. It should further be appreciated that an offset spacer element (not shown) may be formed on sidewalls of thegate electrode 112 in order to appropriately adjust the entry point of the corresponding dopant species. - In some illustrative embodiments, the
portion 112B, in combination with theportions gate electrode structure 112, which may allow an increase of the implantation energies of corresponding ion implantation processes to be performed to form halo regions, i.e., counter-doped regions, and the drain and source regions, such as theextension 120E. Thus, the thickness of theportions portions device 100 and to connect to drain and source regions still to be formed. Moreover, the reduced height of the gate electrode may enable the provision of any stress-inducing overlayers with increased thickness and thus enhanced efficiency with respect to creating strain in the channel region. -
FIG. 1 e schematically illustrates thedevice 100 in a further advanced manufacturing stage. As illustrated, aspacer structure 114 may be formed on sidewalls of thegate electrode 112 and may have any appropriate configuration as is required for defining a desired lateral dopant profile for drain andsource regions 120. For example, theextension regions 120E previously formed may define, in combination with deep drain andsource regions 120D, the desired dopant profile for the drain andsource regions 120. For this purpose, thespacer structure 114 may be provided in the form of a single spacer element, possibly in combination with an etch stop liner (not shown) which may act as an implantation mask in order to define the offset of the deep drain andsource region 120D with respect to thegate electrode 112. In other cases, thespacer structure 114 may include two or more individual spacer elements, possibly in combination with respective etch stop liners, wherein each of the corresponding spacer elements may be used as an implantation mask prior to forming a further spacer element. During a respective implantation sequence for forming the drain andsource regions 120, thegate electrode 112 may also act as an implantation mask where its initial height may be substantially maintained, thereby substantially avoiding undue penetration of the dopant species into thechannel region 104, as explained above. Next, appropriate anneal processes may be performed in order to activate the dopants and reduce implantation-induced damage. Furthermore, during a corresponding anneal sequence, he final dopant profile may also be adjusted, since a more or less pronounced degree of dopant diffusion may take place, depending on the anneal technique used. -
FIG. 1 f schematically illustrates thesemiconductor device 100 during anetch sequence 108 for removing material of the drain andsource regions 120 in order to create correspondingrecesses 120R therein. Furthermore, in the embodiment illustrated inFIG. 1 f, material of thegate electrode 112 may also be removed, i.e., theportion 112B (FIG. 1 e) may be removed to reduce the height of thegate electrode 112. For this purpose, theetch sequence 108 may comprise a first etch step for etching through thedielectric layer 112D (FIG. 1 e), possibly in combination with etching through an etch stop liner which may have been provided during the formation of thespacer structure 114. Next, material including a high silicon concentration may be selectively removed to dielectric areas of the device on the basis of a plasma assisted etch process, for instance using hydrogen bromide (HBr). During theetch process 108, the depth of therecesses 120R may be adjusted on the basis of the etch time of theprocess 108, while a desired reduction in height of thegate electrode 112 may be independently adjusted on the basis of the intermediateetch stop layer 112C. That is, as long as the desired reduction in height of thegate electrode 112 is less than a desired depth of therecesses 120R, an efficient decoupling of the height reduction and the size of therecesses 120R may be obtained on the basis of theintermediate layer 112C. In some illustrative embodiments, enhanced etch resistivity of thelayer 112C during theetch process 108 may be achieved by providing thelayer 112C as a high-k dielectric material, such as hafnium oxide, which may exhibit etch stop capabilities compared to a silicon dioxide layer of the same thickness. It should be appreciated that an offset of therecesses 120R from thegate electrode 112 may be substantially determined by the width of thespacer structure 114 if a highly anisotropic etch behavior may be used during theprocess 108. In other illustrative embodiments, if a certain degree of under-etching may be desirable in view of more closely positioning a metal silicide and a highly stressed dielectric material to thechannel region 104, respective process parameters of the plasma assisted etch process may be adjusted and/or a wet chemical isotropic etch process may be included into thesequence 108. In still other illustrative embodiments, the width of thespacer structure 114 may be adjusted prior to performing theetch sequence 108, for instance by removing one or more spacer elements of thestructure 114, for example by using respective etch stop liners (not shown). - With reference to
FIGS. 1 g and 1 h, illustrative embodiments will now be described in which, starting from the configuration as shown inFIG. 1 f, the further processing may be continued by maintaining a substantial portion of theinitial gate electrode 112. -
FIG. 1 g schematically illustrates thesemiconductor device 100 in a further advanced manufacturing stage in whichmetal silicide regions 115 may be formed in the drain andsource regions 120 and an upper portion of thegate electrodes 112. In this case, themetal silicide regions 115 may be formed in a common manufacturing sequence, which may include well-established wet chemical etch recipes for preparing exposed surface portions for receiving a metal, such as nickel, cobalt, platinum and the like, which may then be converted into a metal silicide by applying appropriate heat treatment. During the wet chemical cleaning processes, theintermediate dielectric layer 112C (FIG. 1 f) formed on top of theportion 112A may be removed, thereby exposing theportion 112A. In other cases, a specifically designed etch stop may be applied to remove thelayer 112C without unduly affecting other exposed surface portions. Consequently, well-established silicidation techniques may be used for commonly providing theregions 115 in thegate electrodes 112 and the drain andsource regions 120. Thereafter, the further processing may be continued by depositing highly stressed dielectric materials in order to further enhance overall transistor performance, as previously explained. -
FIG. 1 h schematically illustrates thedevice 100 with a first strain-inducingdielectric material 116A formed above thefirst transistor 150A, and with a second strain-inducingmaterial 116B formed above thesecond transistor 150B. In the embodiment shown, the first strain-inducingdielectric material 116A may be provided with high internal compressive stress so as to further enhance the strain component provided by thestrained semiconductor alloy 107. It should be appreciated, however, that any other configuration may be selected, depending on the overall process strategy. That is, if thesemiconductor alloy 107 may provide a tensile strain component in thechannel region 104, the firstdielectric layer 116A may be provided with high internal tensile stress so as to further enhance the overall charge carrier mobility in thechannel region 104. In still other cases, thelayer 116A may be provided as a substantially stress-neutral layer if the performance enhancing effect of thestrained semiconductor alloy 107 may be considered appropriate, thereby reducing overall process complexity in providing thelayers second layer 116B may comprise a high internal tensile stress, thereby enhancing performance of thetransistor 150B when representing a P-channel transistor. - The strain-inducing
dielectric materials material 116A, which may be accomplished on the basis of PECVD techniques, in which deposition parameters may be selected so as to obtain a high internal stress level of up to 2 GPa or higher. Thereafter, a portion of thematerial 116A provided above thetransistor 150B may be removed by appropriate masking techniques and etch processes and thereafter the material 116B may be deposited and may partially be removed from above thetransistor 150A. During the deposition of the material 116B, corresponding deposition parameters may be selected so as to obtain the desired stress level, such as a tensile stress of up to 1 GPa or higher, depending on the overall process strategy. As previously explained, a layer thickness of thematerials gate electrodes 112 may provide a relaxed overall surface topography, whilerecesses 120R may enable the deposition of the highly stressedmaterials channel regions 104. - Consequently, the
transistors channel regions 104 due to the recesses, while also an increased amount of metal silicide in theregions 115 may be obtained, since an increased surface area provided by therecesses 120R may be available during the silicidation process. Hence, themetal silicide regions 115 may comprise asurface portion 115S that is positioned below a height level defined by thegate insulation layer 111, while additionally asurface portion 115T may be available for charge carrier transport, thereby reducing the overall series resistance compared to conventional planar transistor configurations. - With reference to
FIGS. 1 i-1 l, further illustrative embodiments will now be described in which, starting from the configuration as shown inFIG. 1 f, the gate electrode may be replaced by a metal-containing material. -
FIG. 1 i schematically illustrates thesemiconductor device 100 after forming therecesses 120R (FIG. 1 f) and withmetal silicide regions 115 formed on exposed surface portions of therecesses 120R. For this purpose, well-established silicidation processes may be used, wherein, however, contrary to the previously described embodiments, theintermediate layer 112C may be maintained, at least partially, to act as a silicidation mask. To this end, less aggressive wet chemical etch recipes may be used for cleaning the exposed surface portions of thedevice 100, when conventional silicon dioxide material or other conventional dielectrics may be used for theintermediate layer 112C. In other illustrative embodiments, a material of increased etch resistivity may be used, such as hafnium oxide, which, in some illustrative embodiments, may also be used for forming thegate insulation layer 111, as previously explained. In other cases, any other appropriate material, such as silicon carbide and the like, may be used in order to obtain enhanced etch resistivity during the wet chemical processes for preparing thedevice 100 for receiving themetal silicide regions 115. Thereafter, the further processing may be continued by depositing an appropriate portion of an interlayer dielectric material, for instance in the form of highly stressed dielectric materials, as previously explained. -
FIG. 1 j schematically illustrates thesemiconductor device 100 with the strain-inducingmaterials transistors materials -
FIG. 1 k schematically illustrates thesemiconductor device 100 after the above-described process sequence. As illustrated, thesemiconductor device 100 may comprise a substantiallyplanarized surface 117S, which may be formed by thematerials FIG. 1 j) and a furtherdielectric material 117, such as a silicon dioxide material, or any other appropriate fill material that may be deposited with the required gap filling capabilities, as previously explained. Furthermore, thesurface 117S may be formed by the remainingportion 112A of thegate electrodes 112 and thespacer structures 114. For this purpose, after the deposition of thematerial 117, an appropriate planarization technique, such as chemical mechanical polishing (CMP), may be performed on the basis of a substantially non-planarization recipe. During the polishing process, theintermediate layers 112C (FIG. 1 i) may be exposed and finally be removed, thereby exposing the gate electrode material of theportion 112A. It should be appreciated that, in other illustrative embodiments, the planarization process may be continued to any desired height level, since gate conductivity may be determined by a highly conductive metal-containing material and thus corresponding reduced cross-sectional areas of thegate electrodes 112 may be acceptable. For example, the planarization process may be continued until a significant portion of thematerial 117 may be removed, or even until thematerial 117 may be completely removed, except for any minute residues. Thereafter, the exposedportion 112A may be removed on the basis of an appropriately designed etch step, which may be performed on the basis of hydrogen bromide in order to selectively remove silicon-based material with respect to the surrounding dielectric materials of thelayers spacer structure 114 and possibly thematerial 117. In other illustrative embodiments, the corresponding etch process may be performed on the basis of an appropriate wet chemical recipe, which may provide the desired degree of etch selectivity with respect to the materials of thespacer structure 114 and thematerials gate insulation layer 111, which, in some illustrative embodiments, may be comprised of silicon dioxide-based materials, while, in other cases, a high-k dielectric material, such as hafnium oxide, may be used which may also exhibit a desired high etch stop capability with respect to the selective removal of theportion 112A. In some illustrative embodiments, an additional etch step may be performed to selectively remove thegate insulation layer 111 in order to provide a replacement gate dielectric with any appropriate composition. For instance, in this case, any appropriate material and thickness may be selected and may be deposited by any appropriate deposition technique. - It should be appreciated that, in some illustrative embodiments, the replacement of the
portions 112A with a metal-containing material may be performed by different process sequences in order to more efficiently adjust the desired work function of the newly created gate electrode material. For this purpose, the etch process for removing theportions 112A in thetransistors portion 112A of thetransistor 150A may be removed while masking thetransistor 150B and, thereafter, an appropriate metal-containing material may be deposited, possibly in combination with the deposition of a desired gate dielectric material if the initialgate insulation layer 111 is to be replaced, as previously explained. Thereafter, any excess material may be removed, for instance by CMP, and thereafter a similar process sequence may be performed for replacing theportion 112A of thetransistor 150B. -
FIG. 1 l schematically illustrates thesemiconductor device 100 after the above-described process sequence. As shown, thetransistor 150A may comprise areplacement gate electrode 112R, which may be formed of any appropriate metal-containing material, such as titanium nitride and the like, in which the material characteristics are adjusted such that a desired work function is obtained, which, in turn, in combination with the previously performed implantation processes, may appropriately adjust the threshold voltage of thetransistor 150A. On the other hand, thetransistor 150B may comprise areplacement gate electrode 112S, which may also be comprised of a metal-containing material having an appropriate work function for thetransistor 150B. As previously explained, prior to providing thereplacement gates gate insulation layer 111 may be provided as a high-k dielectric material, depending on the overall process strategy. Furthermore, in some illustrative embodiments, theinitial gate electrode 112, that is, theportion 112A, may be maintained in one of thetransistors replacement gate electrode transistors replacement gate electrodes transistors initial gate electrode 112, i.e., theportion 112A, may be maintained. It should be appreciated that in illustrative embodiments in which thegate insulation layer 111 may be replaced prior to providing thereplacement gate electrodes electrodes gate electrode materials - In some illustrative embodiments, the further processing may be continued by depositing an interlayer dielectric material, for instance in the form of silicon dioxide, according to well-established recipes. In other cases, a further stress-inducing material may be provided, for instance, selectively for the
transistors device 100. For example, as previously indicated, a height of thereplacement gates material 117 may be substantially removed during the planarization process, thereby providing the possibility of positioning additional highly stressed dielectric material closely to the basic transistor structures. - As a result, the present disclosure provides semiconductor devices and manufacturing techniques in which a plurality of performance-enhancing mechanisms may be efficiently combined while maintaining compatibility with the early provision of the strain-inducing
semiconductor alloy 107. That is, after the epitaxial growth of thesemiconductor alloy 107, a recessed transistor configuration may be obtained while also maintaining a desired high gate electrode height during the implantation processes for defining the drain and source regions. Thereafter, the resulting gate height may be reduced in accordance with device requirements, wherein the specific configuration of the gate stack may provide enhanced overall process efficiency during the formation of metal silicide and/or during the replacement of the initially provided gate electrode material by a metal-containing electrode material. Consequently, the advantages of a recessed transistor configuration may be efficiently combined with the advantages of a semiconductor alloy formed in an early manufacturing stage, while enhanced flexibility may also be achieved with respect to replacing polysilicon materials with highly conductive metal-containing electrode materials, possibly in combination with high-k dielectrics. - The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. For example, the process steps set forth above may be performed in a different order. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.
Claims (25)
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102008030850 | 2008-06-30 | ||
DE102008030850.1 | 2008-06-30 | ||
DE102008030850 | 2008-06-30 | ||
DE102008046400A DE102008046400B4 (en) | 2008-06-30 | 2008-09-09 | A method of fabricating a CMOS device comprising MOS transistors having depressed drain and source regions and a Si / Ge material in the drain and source regions of the PMOS transistor |
DE102008046400 | 2008-09-09 | ||
DE102008046400.7 | 2008-09-09 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090321843A1 true US20090321843A1 (en) | 2009-12-31 |
US7723174B2 US7723174B2 (en) | 2010-05-25 |
Family
ID=41396869
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/464,161 Expired - Fee Related US7723174B2 (en) | 2008-06-30 | 2009-05-12 | CMOS device comprising MOS transistors with recessed drain and source areas and a SI/GE material in the drain and source areas of the PMOS transistor |
Country Status (2)
Country | Link |
---|---|
US (1) | US7723174B2 (en) |
DE (1) | DE102008046400B4 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100314687A1 (en) * | 2009-06-12 | 2010-12-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate transistor, integrated circuits, systems, and fabrication methods thereof |
US20110062526A1 (en) * | 2009-09-14 | 2011-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate transistor, integrated circuits, systems, and fabrication methods thereof |
US20110147815A1 (en) * | 2009-12-21 | 2011-06-23 | Renesas Electronics Corporation | Semiconductor device and production method thereof |
US20110198699A1 (en) * | 2010-02-17 | 2011-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated semiconductor structure for sram and fabrication methods thereof |
US20110266622A1 (en) * | 2009-10-09 | 2011-11-03 | Globalfoundries Inc. | Semiconductor device with stressed fin sections |
US20110309448A1 (en) * | 2010-06-16 | 2011-12-22 | International Business Machines Corporation | Differentially recessed contacts for multi-gate transistor of sram cell |
US20120139061A1 (en) * | 2010-12-02 | 2012-06-07 | International Business Machines Corporation | Self-Aligned Contact For Replacement Gate Devices |
CN104037130A (en) * | 2013-03-05 | 2014-09-10 | 中芯国际集成电路制造(上海)有限公司 | Method for manufacturing CMOS transistor |
US20160149039A1 (en) * | 2014-11-25 | 2016-05-26 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for stress control in a channel region of a transistor |
US20160149027A1 (en) * | 2013-10-14 | 2016-05-26 | Institute of Microelectronics, Chinese Academy of Sciences | Asymmetrical finfet structure and method of manufacturing same |
FR3029012A1 (en) * | 2014-11-25 | 2016-05-27 | Commissariat Energie Atomique | IMPROVED METHOD FOR INDUCING STRESS IN TRANSISTOR CHANNEL USING SACRIFICIAL SOURCE / DRAIN REGIONS AND GRID REPLACEMENT |
US9455330B2 (en) | 2014-11-21 | 2016-09-27 | International Business Machines Corporation | Recessing RMG metal gate stack for forming self-aligned contact |
DE102012103024B4 (en) * | 2011-04-08 | 2016-09-29 | Infineon Technologies Ag | Method for producing Schottky diodes with metal gate electrodes |
CN109273408A (en) * | 2017-07-18 | 2019-01-25 | 格芯公司 | For patterning the technology of the active area of transistor unit in post manufacturing phase |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8258587B2 (en) * | 2008-10-06 | 2012-09-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Transistor performance with metal gate |
DE102009015748B4 (en) * | 2009-03-31 | 2014-05-22 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | Reducing the silicide resistance in SiGe-containing drain / source regions of transistors |
US8367485B2 (en) * | 2009-09-01 | 2013-02-05 | International Business Machines Corporation | Embedded silicon germanium n-type filed effect transistor for reduced floating body effect |
US8174074B2 (en) * | 2009-09-01 | 2012-05-08 | International Business Machines Corporation | Asymmetric embedded silicon germanium field effect transistor |
US8592270B2 (en) | 2011-05-25 | 2013-11-26 | International Business Machines Corporation | Non-relaxed embedded stressors with solid source extension regions in CMOS devices |
US8466018B2 (en) | 2011-07-26 | 2013-06-18 | Globalfoundries Inc. | Methods of forming a PMOS device with in situ doped epitaxial source/drain regions |
US9698229B2 (en) * | 2012-01-17 | 2017-07-04 | United Microelectronics Corp. | Semiconductor structure and process thereof |
US9041076B2 (en) | 2013-02-03 | 2015-05-26 | International Business Machines Corporation | Partial sacrificial dummy gate with CMOS device with high-k metal gate |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050269650A1 (en) * | 2004-06-08 | 2005-12-08 | Fujitsu Limited, | Semiconductor device having stress and its manufacture method |
US20060148181A1 (en) * | 2004-12-31 | 2006-07-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Strained channel CMOS device with fully silicided gate electrode |
US20080026572A1 (en) * | 2006-07-31 | 2008-01-31 | Frank Wirbeleit | Method for forming a strained transistor by stress memorization based on a stressed implantation mask |
US20080054415A1 (en) * | 2006-08-31 | 2008-03-06 | Kai Frohberg | n-channel field effect transistor having a contact etch stop layer in combination with an interlayer dielectric sub-layer having the same type of intrinsic stress |
US20090321841A1 (en) * | 2008-06-30 | 2009-12-31 | Jan Hoentschel | Cmos device comprising mos transistors with recessed drain and source areas and non-conformal metal silicide regions |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102006015077B4 (en) * | 2006-03-31 | 2010-12-23 | Advanced Micro Devices, Inc., Sunnyvale | Transistor with lowered drain and source regions and method of making the same |
US7410875B2 (en) * | 2006-04-06 | 2008-08-12 | United Microelectronics Corp. | Semiconductor structure and fabrication thereof |
-
2008
- 2008-09-09 DE DE102008046400A patent/DE102008046400B4/en active Active
-
2009
- 2009-05-12 US US12/464,161 patent/US7723174B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050269650A1 (en) * | 2004-06-08 | 2005-12-08 | Fujitsu Limited, | Semiconductor device having stress and its manufacture method |
US20060148181A1 (en) * | 2004-12-31 | 2006-07-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Strained channel CMOS device with fully silicided gate electrode |
US20080026572A1 (en) * | 2006-07-31 | 2008-01-31 | Frank Wirbeleit | Method for forming a strained transistor by stress memorization based on a stressed implantation mask |
US20080054415A1 (en) * | 2006-08-31 | 2008-03-06 | Kai Frohberg | n-channel field effect transistor having a contact etch stop layer in combination with an interlayer dielectric sub-layer having the same type of intrinsic stress |
US20090321841A1 (en) * | 2008-06-30 | 2009-12-31 | Jan Hoentschel | Cmos device comprising mos transistors with recessed drain and source areas and non-conformal metal silicide regions |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100314687A1 (en) * | 2009-06-12 | 2010-12-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate transistor, integrated circuits, systems, and fabrication methods thereof |
US9356109B2 (en) | 2009-06-12 | 2016-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate transistor and integrated circuits |
US8895426B2 (en) | 2009-06-12 | 2014-11-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate transistor, integrated circuits, systems, and fabrication methods thereof |
US8304841B2 (en) * | 2009-09-14 | 2012-11-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate transistor, integrated circuits, systems, and fabrication methods thereof |
US20110062526A1 (en) * | 2009-09-14 | 2011-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate transistor, integrated circuits, systems, and fabrication methods thereof |
US20110266622A1 (en) * | 2009-10-09 | 2011-11-03 | Globalfoundries Inc. | Semiconductor device with stressed fin sections |
US8912603B2 (en) * | 2009-10-09 | 2014-12-16 | GlobalFoundries, Inc. | Semiconductor device with stressed fin sections |
US20110147815A1 (en) * | 2009-12-21 | 2011-06-23 | Renesas Electronics Corporation | Semiconductor device and production method thereof |
US8502319B2 (en) * | 2009-12-21 | 2013-08-06 | Renesas Electronics Corporation | Semiconductor device and production method thereof |
US20110198699A1 (en) * | 2010-02-17 | 2011-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated semiconductor structure for sram and fabrication methods thereof |
US8330227B2 (en) | 2010-02-17 | 2012-12-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated semiconductor structure for SRAM and fabrication methods thereof |
US8624327B2 (en) | 2010-02-17 | 2014-01-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated semiconductor structure for SRAM and fabrication methods thereof |
US20110309448A1 (en) * | 2010-06-16 | 2011-12-22 | International Business Machines Corporation | Differentially recessed contacts for multi-gate transistor of sram cell |
US8304837B2 (en) * | 2010-06-16 | 2012-11-06 | International Business Machines Corporation | Differentially recessed contacts for multi-gate transistor of SRAM cell |
US8460991B2 (en) * | 2010-06-16 | 2013-06-11 | International Business Machines Corporation | Differentially recessed contacts for multi-gate transistor of SRAM cell |
US8426300B2 (en) * | 2010-12-02 | 2013-04-23 | International Business Machines Corporation | Self-aligned contact for replacement gate devices |
US20120139061A1 (en) * | 2010-12-02 | 2012-06-07 | International Business Machines Corporation | Self-Aligned Contact For Replacement Gate Devices |
US9214541B2 (en) | 2010-12-02 | 2015-12-15 | Globalfoundries Inc. | Self-aligned contact for replacement gate devices |
DE102012103024B4 (en) * | 2011-04-08 | 2016-09-29 | Infineon Technologies Ag | Method for producing Schottky diodes with metal gate electrodes |
CN104037130A (en) * | 2013-03-05 | 2014-09-10 | 中芯国际集成电路制造(上海)有限公司 | Method for manufacturing CMOS transistor |
US20160149027A1 (en) * | 2013-10-14 | 2016-05-26 | Institute of Microelectronics, Chinese Academy of Sciences | Asymmetrical finfet structure and method of manufacturing same |
US9640660B2 (en) * | 2013-10-14 | 2017-05-02 | Institute of Microelectronics, Chinese Academy of Sciences | Asymmetrical FinFET structure and method of manufacturing same |
US9455330B2 (en) | 2014-11-21 | 2016-09-27 | International Business Machines Corporation | Recessing RMG metal gate stack for forming self-aligned contact |
US9570583B2 (en) | 2014-11-21 | 2017-02-14 | International Business Machines Corporation | Recessing RMG metal gate stack for forming self-aligned contact |
FR3029012A1 (en) * | 2014-11-25 | 2016-05-27 | Commissariat Energie Atomique | IMPROVED METHOD FOR INDUCING STRESS IN TRANSISTOR CHANNEL USING SACRIFICIAL SOURCE / DRAIN REGIONS AND GRID REPLACEMENT |
EP3026711A1 (en) * | 2014-11-25 | 2016-06-01 | Commissariat à l'Énergie Atomique et aux Énergies Alternatives | Improved method for inducing strain in a transistor channel using sacrificial source/drain regions and a gate replacement |
US9431538B2 (en) * | 2014-11-25 | 2016-08-30 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Enhanced method of introducing a stress in a transistor channel by means of sacrificial sources/drain regions and gate replacement |
US20160149039A1 (en) * | 2014-11-25 | 2016-05-26 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for stress control in a channel region of a transistor |
US10147818B2 (en) * | 2014-11-25 | 2018-12-04 | Commissariat à l'énergie atomique et aux énergies alternatives | Enhanced method of stressing a transistor channel zone |
CN109273408A (en) * | 2017-07-18 | 2019-01-25 | 格芯公司 | For patterning the technology of the active area of transistor unit in post manufacturing phase |
Also Published As
Publication number | Publication date |
---|---|
US7723174B2 (en) | 2010-05-25 |
DE102008046400B4 (en) | 2011-05-19 |
DE102008046400A1 (en) | 2010-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7723174B2 (en) | CMOS device comprising MOS transistors with recessed drain and source areas and a SI/GE material in the drain and source areas of the PMOS transistor | |
US8466520B2 (en) | Transistor with an embedded strain-inducing material having a gradually shaped configuration | |
US8679924B2 (en) | Self-aligned multiple gate transistor formed on a bulk substrate | |
US8021942B2 (en) | Method of forming CMOS device having gate insulation layers of different type and thickness | |
US20090218633A1 (en) | Cmos device comprising an nmos transistor with recessed drain and source areas and a pmos transistor having a silicon/germanium material in the drain and source areas | |
US8669151B2 (en) | High-K metal gate electrode structures formed at different process stages of a semiconductor device | |
US7138320B2 (en) | Advanced technique for forming a transistor having raised drain and source regions | |
JP4890448B2 (en) | Techniques for generating different mechanical stresses by forming etch stop layers with different intrinsic stresses in different channel regions | |
KR101396422B1 (en) | Semiconductor device and method for manufacturing the same | |
US7344984B2 (en) | Technique for enhancing stress transfer into channel regions of NMOS and PMOS transistors | |
US8455314B2 (en) | Transistors comprising high-K metal gate electrode structures and embedded strain-inducing semiconductor alloys formed in a late stage | |
US8026134B2 (en) | Recessed drain and source areas in combination with advanced silicide formation in transistors | |
US20070001233A1 (en) | Technique for forming contact insulation layers and silicide regions with different characteristics | |
US9269631B2 (en) | Integration of semiconductor alloys in PMOS and NMOS transistors by using a common cavity etch process | |
US8383500B2 (en) | Semiconductor device formed by a replacement gate approach based on an early work function metal | |
US20100078735A1 (en) | Cmos device comprising nmos transistors and pmos transistors having increased strain-inducing sources and closely spaced metal silicide regions | |
US8349694B2 (en) | Enhanced confinement of high-K metal gate electrode structures by reducing material erosion of a dielectric cap layer upon forming a strain-inducing semiconductor alloy | |
US8198147B2 (en) | Superior fill conditions in a replacement gate approach by using a tensile stressed overlayer | |
US8748275B2 (en) | Semiconductor devices comprising a channel semiconductor alloy formed with reduced STI topography | |
US8334573B2 (en) | Buried etch stop layer in trench isolation structures for superior surface planarity in densely packed semiconductor devices | |
US20140246696A1 (en) | Transistor with embedded strain-inducing material formed in cavities formed in a silicon/germanium substrate | |
US8198152B2 (en) | Transistors comprising high-k metal gate electrode structures and adapted channel semiconductor materials | |
US8129236B2 (en) | Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode | |
US8822298B2 (en) | Performance enhancement in transistors by reducing the recessing of active regions and removing spacers | |
US20120049296A1 (en) | Oxide Deposition by Using a Double Liner Approach for Reducing Pattern Density Dependence in Sophisticated Semiconductor Devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED MICRO DEVICES, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WAITE, ANDREW;WEI, ANDY;GRASSHOFF, GUNTER;REEL/FRAME:022669/0197;SIGNING DATES FROM 20080806 TO 20080807 Owner name: ADVANCED MICRO DEVICES, INC.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WAITE, ANDREW;WEI, ANDY;GRASSHOFF, GUNTER;SIGNING DATES FROM 20080806 TO 20080807;REEL/FRAME:022669/0197 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC.,CAYMAN ISLANDS Free format text: AFFIRMATION OF PATENT ASSIGNMENT;ASSIGNOR:ADVANCED MICRO DEVICES, INC.;REEL/FRAME:023120/0426 Effective date: 20090630 Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: AFFIRMATION OF PATENT ASSIGNMENT;ASSIGNOR:ADVANCED MICRO DEVICES, INC.;REEL/FRAME:023120/0426 Effective date: 20090630 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20220525 |