US20090236637A1 - Power and ground routing of integrated circuit devices with improved ir drop and chip performance - Google Patents
Power and ground routing of integrated circuit devices with improved ir drop and chip performance Download PDFInfo
- Publication number
- US20090236637A1 US20090236637A1 US12/052,735 US5273508A US2009236637A1 US 20090236637 A1 US20090236637 A1 US 20090236637A1 US 5273508 A US5273508 A US 5273508A US 2009236637 A1 US2009236637 A1 US 2009236637A1
- Authority
- US
- United States
- Prior art keywords
- power
- integrated circuit
- layer
- circuit chip
- layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims abstract description 54
- 229910052802 copper Inorganic materials 0.000 claims abstract description 54
- 239000010949 copper Substances 0.000 claims abstract description 54
- 229910052751 metal Inorganic materials 0.000 claims abstract description 54
- 239000002184 metal Substances 0.000 claims abstract description 54
- 229910052782 aluminium Inorganic materials 0.000 claims abstract description 39
- 238000002161 passivation Methods 0.000 claims abstract description 39
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims abstract description 37
- 239000000758 substrate Substances 0.000 claims abstract description 16
- 239000004065 semiconductor Substances 0.000 claims abstract description 13
- 238000000034 method Methods 0.000 description 9
- 239000000463 material Substances 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 239000004020 conductor Substances 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 239000004642 Polyimide Substances 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 229920001721 polyimide Polymers 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- MPTQRFCYZCXJFQ-UHFFFAOYSA-L copper(II) chloride dihydrate Chemical compound O.O.[Cl-].[Cl-].[Cu+2] MPTQRFCYZCXJFQ-UHFFFAOYSA-L 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 229910000078 germane Inorganic materials 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5286—Arrangements of power or ground buses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the invention relates generally to the integrated circuit power and ground routing and, more particularly, to a novel power and ground routing of integrated circuit (IC) chip devices that utilizes aluminum layer to form power or ground lines for distributing power across the IC from an off chip source to various blocks within the IC, thereby reducing the IR drop (or voltage drop) of the integrated circuit chip devices and improving the chip performance.
- IC integrated circuit
- respective blocks of the device are generally designed in parallel to complement device characteristics with one another.
- the building-block type of method is utilized, in which the circuit of the device is divided into a plurality of circuit blocks and each of the circuit blocks is thus designed at the same time.
- the overall design of the device is then carried out by integrating these constituent blocks.
- An integrated circuit usually has a larger number of circuit blocks and multiple levels of conductors are used to distribute power and signals from off the IC to the circuit blocks within the IC, between the circuit blocks, and between cells within each circuit block.
- the conductors are formed by lithographically patterning a layer of conductive material to form conductive lines as viewed from above the IC substrate.
- the conductive layers with conductive lines formed therein are isolated by an insulating layer so that lines of one layer which cross another layer do not physically or electrically contact each other.
- a conductive via is formed extending through the insulating layer between the two conductors.
- the conductive layers typically have different sheet resistances, with the lowest level (layer 1 or M1) having the highest sheet resistance and the highest level having the lowest sheet resistance. This is due to technological processing constraints such as smaller thickness at the lower layers.
- the different sheet resistances have influenced routing, for example, with the higher sheet resistance, lower layers generally being used to make connections which are relatively close (e.g. within cells or blocks) while the higher level, lower sheet resistance layers are used to make longer connections, such as between points in different blocks.
- FIG. 1 is an enlarged top view of a conventional IC chip device with six levels of copper metal layers, wherein merely a small part of a particular circuit block of the IC chip device is illustrated for the sake of simplicity.
- a circuit block 10 has power (V DD ) ring 12 and ground (V SS ) ring 14 disposed along its perimeter.
- the power ring 12 and ground ring 14 are either formed in the sixth-level metal layer (hereinafter M6) or the copper metal layer that is one level lower than M6, i.e., M5.
- M6 sixth-level metal layer
- M5 the copper metal layer that is one level lower than M6, i.e., M5.
- the power ring 12 is formed in M6, while the ground ring 14 is formed in M5.
- some of the other lower levels of copper metal layers for example, from the second-level copper metal layer, i.e., M2, to the fourth-level copper metal layer, i.e., M4, may be used for signal routing.
- the mesh interconnection network 20 consists of a plurality of substantially orthogonal horizontal lines 22 and longitudinal lines 24 .
- the power or ground signals are provided from respective power or ground rings to the cell level devices such as transistors or regions which are fabricated in or on the main surface of the semiconductor substrate (not shown) and are not equally spaced from the ring.
- the horizontal lines 22 and longitudinal lines 24 of the mesh interconnection network 20 are respectively formed in either M5 or M6 in this exemplary case.
- a layer of aluminum disposed under a passivation layer is mainly used to provide a bondable interface, an aluminum bond pad, atop a copper bond pad formed in the topmost copper metal layer of the integrated circuit chip in order to prevent oxidation of the underlying copper bond pad.
- the layer of aluminum disposed under the passivation layer may be used to form so-called re-distributed layer (RDL) to re-distribute the aluminum bond pad to other location primarily for flip-chip applications.
- RTL re-distributed layer
- M5 and M6 have different thicknesses and different sheet resistances (Rs).
- Rs sheet resistances
- M5 is much thinner than M6, and thus has a higher sheet resistance (roughly about two times of the sheet resistance of M6).
- an integrated circuit chip with reduced IR drop and improved chip performance includes a semiconductor substrate having thereon a plurality of inter-metal dielectric (IMD) layers and a plurality of copper metal layers embedded in respective the plurality of IMD layers; a first passivation layer overlying the plurality of IMD layers and the plurality of copper metal layers; a first power/ground ring of a circuit block of the integrated circuit chip formed in a topmost layer of the plurality of copper metal layers; a second power/ground ring of the circuit block of the integrated circuit chip formed in an aluminum layer over the first passivation layer; and a second passivation layer covering the second power/ground ring and the first passivation layer.
- IMD inter-metal dielectric
- an integrated circuit chip with reduced IR drop and improved chip performance includes a semiconductor substrate having thereon a plurality of inter-metal dielectric (IMD) layers and a plurality of copper metal layers embedded in respective the plurality of IMD layers; a first passivation layer overlying the plurality of IMD layers and the plurality of copper metal layers; a power ring of a circuit block of the integrated circuit chip formed in a topmost layer of the plurality of copper metal layers; a ground ring of the circuit block of the integrated circuit chip formed in the topmost layer of the plurality of copper metal layers, wherein at least one of the power ring and the ground ring is parallel connected to an aluminum wiring line overlying the first passivation layer for reducing sheet resistance of the power ring or the ground ring; and a second passivation layer covering the aluminum wiring line and the first passivation layer.
- IMD inter-metal dielectric
- FIG. 1 is an enlarged top view of a conventional integrated circuit chip device with six levels of copper metal layers;
- FIG. 2 is a schematic, cross-sectional diagram illustrating a germane portion of the exemplary integrated circuit chip that is fabricated with six levels of copper metal layers in accordance with one preferred embodiment of this invention
- FIG. 3 is a schematic, cross-sectional diagram illustrating the second preferred embodiment of the invention.
- FIG. 4 is a schematic diagram showing the layout in accordance with the second preferred embodiment of this invention.
- the invention pertains to a novel power and ground routing capable of improving the performance of the integrated circuit chip.
- the invention utilizes a layer of aluminum in a passivation layer of the integrated circuit chip to form the power or ground ring and/or mesh interconnection network instead of the copper metal layer (Mn-1) that is just one level lower than the topmost copper metal layer (Mn) of the integrated circuit chip. Therefore, one of the topmost two levels of the copper metal layers that used to be formed into power and ground rings and mesh interconnection network can thus be eliminated or be spared for signal routing. Alternatively, the replaced Mn-1 copper layer can be skipped for saving photomask and cost.
- the invention can increase signal routing source and increase the flexibility of placement and routing.
- Mn refers to the topmost level of the copper metal layers fabricated in the integrated circuit chip
- Mn-1 refers to the copper metal layer that is just one level lower than the topmost copper metal layer and so on, wherein, preferably, n ranges between 5 and 8 but not limited thereto.
- V refers to the via plug between two adjacent conductive metal layers.
- V 5 refers to the via plug interconnecting M5 to M6.
- FIG. 2 is a schematic, cross-sectional diagram illustrating a germane portion of the exemplary integrated circuit chip 1 a that is fabricated with six levels of copper metal layers (M1-M6) in accordance with one preferred embodiment of this invention.
- the exemplary integrated circuit chip 1 a includes a semiconductor substrate 100 such as a silicon substrate, a silicon-on-insulator (SOI) substrate, SiGe substrate or the like.
- a plurality of inter-metal dielectric (IMD) layers 110 - 132 are deposited over the semiconductor substrate 100 .
- Circuit elements 101 such as transistors, capacitors or memory cells are fabricated on the main surface of the semiconductor substrate 100 .
- the IMD layers 110 - 132 may be formed of low dielectric constant (low-k) materials or ultra low-k materials, but not limited thereto.
- the IMD layers 110 - 132 may comprise conventional dielectric layer such as silicon oxide, silicon nitride, silicon carbide or silicon oxy-nitride.
- the low-k or ultra low-k materials described herein may be either organic (e.g., SiLK) or inorganic (e.g., HSQ) and may be of a porous or non-porous nature.
- M1-M6 and respective vias V 1 ⁇ V 5 are fabricated using copper damascene processes or dual damascene processes, which are well known in the art and are thus not discussed further.
- the first level of the copper metal layers, i.e., M1 is fabricated in the IMD layer 112 .
- a contact plug 220 is formed in the IMD layer 110 to interconnect M1 to the circuit elements 101 .
- the second level of the copper metal layers, i.e., M2 is fabricated in the IMD layer 116 .
- a via plug V 1 typically damascened copper plug integrated with M2, is formed in the IMD layer 114 to interconnect M1 to M2.
- the third level of the copper metal layers, i.e., M3 is fabricated in the IMD layer 120 .
- a via plug V 2 is formed in the IMD layer 118 to interconnect M2 to M3.
- the fourth level of the copper metal layers, i.e., M4 is fabricated in the IMD layer 124 .
- a via plug V 3 is formed in the IMD layer 122 to interconnect M3 to M4.
- the fifth level of the copper metal layers, i.e., M5 is fabricated in the IMD layer 124 .
- a via plug V 4 is formed in the IMD layer 122 to interconnect M4 to M5.
- the topmost level of the copper metal layers, i.e., M6 is fabricated in the IMD layer 132 .
- a via plug V 5 is formed in the IMD layer 130 to interconnect M5 to M6.
- a first passivation layer 140 is deposited on the IMD layer 132 and covers the exposed M6 layer.
- the first passivation layer 140 may comprise silicon oxide, silicon nitride, polyimide or other suitable materials.
- the integrated circuit chip 1 a further comprises a bonding area 300 .
- An aluminum pad 302 is formed on the first passivation layer 140 within the bonding area 300 .
- the aluminum pad 302 is electrically connected with the underlying copper pad 304 that is formed in M6 layer through via 306 . This aluminum pad 302 prevents oxidation of the underlying copper pad 304 .
- the aluminum pad 302 may be part of a power or ground ring surrounding a circuit block of the integrated circuit chip 1 a.
- the aluminum pad 302 is covered with a second passivation layer 142 .
- the second passivation layer 142 may comprise silicon oxide, silicon nitride, polyimide or other suitable materials.
- An opening or window 308 is provided in the second passivation layer 142 to expose a portion of the top surface of the aluminum pad 302 .
- the opening 308 may be formed by conventional lithographic and etching methods.
- the integrated circuit chip 1 a depicted in FIG. 2 is fabricated based on a so-called 1P6M scheme (one polysilicon layer and six copper metal layers).
- 1P6M scheme one polysilicon layer and six copper metal layers.
- this invention is also applicable to other interconnection schemes such as 1P3M, 1P4M, 1P5M, 1P7M or 1P8M etc.
- the integrated circuit chip 1 a further comprises a power or ground ring 402 that is formed in the aluminum layer over the first passivation layer 140 .
- the aluminum pad 302 and the aluminum power or ground ring 402 can be formed concurrently.
- the thickness t 3 of the aluminum power or ground ring 402 is ordinarily about 1.45 micrometers, which is much thicker than M6 layer.
- the line width of the aluminum power or ground ring 402 may range between 3 micrometers and 30 micrometers.
- the sheet resistance of the aluminum power or ground ring 402 can be as low as about 0.0212 ⁇ /cm2 which is close to M6 layer.
- the aluminum power or ground ring 402 may be electrically connected to the underlying copper trace line 404 through via 406 .
- the via 406 preferably has a dimension of 3 micrometers or 3-micrometer ⁇ 3-micrometer to efficiently distributing power.
- the copper trace line 404 is formed in M6 layer and may function as part of the mesh interconnection network (not explicitly shown) for distributing power or ground signals to a circuit element 101 by way of, for example, the via stack 502 .
- the mesh interconnection network includes a plurality of orthogonal horizontal trace lines and longitudinal trace lines across the circuit block.
- the aluminum layer over the passivation layer 140 may be utilized to define either the horizontal trace lines or longitudinal trace lines of the mesh interconnection network.
- the power or ground rings for distributing power or ground signals to a circuit block of the integrated circuit chip 1 a are formed merely in the topmost level of the copper metal layers and in the aluminum layer over the passivation layer 140 .
- the aluminum layer over the passivation layer 140 is not only utilized to be a RDL for flip-chip or bump applications, but also is further utilized to form the power or ground signal routing. By doing this, M5 layer can be eliminated or be spared for flexible signal routing.
- the sheet resistance of the Al layer over the passivation 140 is much lower than M5 layer; thereby the IR drop is reduced.
- FIG. 3 is a schematic, cross-sectional diagram illustrating the second preferred embodiment of the invention, wherein the same numerals designate like elements, layers or regions with the similar material and function.
- the integrated circuit chip 1 b comprises a semiconductor substrate 100 .
- Circuit elements (not explicitly shown in FIG. 3 ) such as transistors, capacitors or memory cells are formed on the semiconductor substrate 100 .
- a number of inter-metal dielectric (IMD) layers are deposited over the semiconductor substrate 100 . For the sake of simplicity, only IMD layers 128 - 132 are shown.
- a first passivation layer 140 is deposited on the IMD layer 132 and covers the exposed Mn layer.
- the integrated circuit chip 1 b comprises n layers of copper metal interconnection (M1-Mn) and respective vias (V 1 -V n-1 ) which are fabricated using copper damascene processes or dual damascene processes, which are well known in the art and are thus not discussed further.
- a power/ground ring 502 is formed in combination with the Al layer and the Mn layer.
- a power/ground ring 602 is formed in the Mn-1 layer.
- the IR drop is reduced by parallel connecting the Al layer 504 with the underlying Mn layer 508 through the Al via 506 . By doing this, the sheet resistance of the power/ground ring 502 is decreased.
- FIG. 4 is a schematic diagram showing the layout in accordance with the second preferred embodiment of this invention, wherein the same numerals designate like elements, layers or regions with similar material and function.
- an integrated circuit chip 1 c comprises a ground ring 508 a for distributing V SS signal and a power ring 508 b for distributing V DD signal.
- the parallel ground ring 508 a and the power ring 508 b are both formed in the Mn layer, i.e., the topmost copper metal layer of the integrated circuit chip 1 c.
- Two exemplary tracing lines 702 and 802 of a mesh interconnection network which are orthogonal to the ground ring 508 a and the power ring 508 b, are formed in the Mn-1 layer.
- the orthogonal tracing line 702 is electrically connected to the overlying ground ring 508 a through via 706 , which is formed between Mn-1 layer and Mn layer.
- the orthogonal tracing line 802 is electrically connected to the overlying power ring 508 b through via 806 , which is formed between Mn-1 layer and Mn layer.
- Aluminum wiring lines 504 a is deposed right above and parallel to power ring 508 a; and aluminum wiring lines 504 a is connected to power ring 508 a through via 506 a.
- Aluminum wiring lines 504 b is deposed right above and parallel to power ring 508 b; and aluminum wiring lines 504 b is connected to power ring 508 b through via 506 b.
- the line width of the aluminum wiring lines 504 a and 504 b ranges between 3 micrometers and 30 micrometers with a spacing of about 20 micrometers.
- the vias 506 a and 506 b have a dimension of 3-micrometer ⁇ 3-micrometer, and the spacing between two adjacent vias 506 a is about 3 micrometers.
- a first passivation layer (not explicitly shown in FIG. 4 ) is interposed between the aluminum wiring lines and the power/ground ring.
- a second passivation layer such as silicon nitride or polyimide covers the aluminum wiring lines 504 a and 504 b and the first passivation layer.
Landscapes
- Physics & Mathematics (AREA)
- Geometry (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
- 1. Field of the Invention
- The invention relates generally to the integrated circuit power and ground routing and, more particularly, to a novel power and ground routing of integrated circuit (IC) chip devices that utilizes aluminum layer to form power or ground lines for distributing power across the IC from an off chip source to various blocks within the IC, thereby reducing the IR drop (or voltage drop) of the integrated circuit chip devices and improving the chip performance.
- 2. Description of the Prior Art
- In the processes for designing a large-scale integrated semiconductor circuit device, respective blocks of the device are generally designed in parallel to complement device characteristics with one another. During the designing the large-scale device, the building-block type of method is utilized, in which the circuit of the device is divided into a plurality of circuit blocks and each of the circuit blocks is thus designed at the same time. The overall design of the device is then carried out by integrating these constituent blocks.
- An integrated circuit (IC) usually has a larger number of circuit blocks and multiple levels of conductors are used to distribute power and signals from off the IC to the circuit blocks within the IC, between the circuit blocks, and between cells within each circuit block.
- The conductors are formed by lithographically patterning a layer of conductive material to form conductive lines as viewed from above the IC substrate. The conductive layers with conductive lines formed therein are isolated by an insulating layer so that lines of one layer which cross another layer do not physically or electrically contact each other. When it is desired to electrically connect a conductive line formed in one layer to a conductive line formed in another layer, a conductive via is formed extending through the insulating layer between the two conductors.
- The conductive layers typically have different sheet resistances, with the lowest level (
layer 1 or M1) having the highest sheet resistance and the highest level having the lowest sheet resistance. This is due to technological processing constraints such as smaller thickness at the lower layers. The different sheet resistances have influenced routing, for example, with the higher sheet resistance, lower layers generally being used to make connections which are relatively close (e.g. within cells or blocks) while the higher level, lower sheet resistance layers are used to make longer connections, such as between points in different blocks. -
FIG. 1 is an enlarged top view of a conventional IC chip device with six levels of copper metal layers, wherein merely a small part of a particular circuit block of the IC chip device is illustrated for the sake of simplicity. As shown inFIG. 1 , acircuit block 10 has power (VDD)ring 12 and ground (VSS)ring 14 disposed along its perimeter. Thepower ring 12 andground ring 14 are either formed in the sixth-level metal layer (hereinafter M6) or the copper metal layer that is one level lower than M6, i.e., M5. By way of example, thepower ring 12 is formed in M6, while theground ring 14 is formed in M5. In such case, some of the other lower levels of copper metal layers, for example, from the second-level copper metal layer, i.e., M2, to the fourth-level copper metal layer, i.e., M4, may be used for signal routing. - Within a center region of the
circuit block 10 that is surrounded by the power ring and ground ring, a so-called “mesh”interconnection network 20 is provided. Themesh interconnection network 20 consists of a plurality of substantially orthogonalhorizontal lines 22 andlongitudinal lines 24. Through themesh interconnection network 20 and respective viastacks horizontal lines 22 andlongitudinal lines 24 of themesh interconnection network 20 are respectively formed in either M5 or M6 in this exemplary case. - In addition, in current copper processes, a layer of aluminum disposed under a passivation layer is mainly used to provide a bondable interface, an aluminum bond pad, atop a copper bond pad formed in the topmost copper metal layer of the integrated circuit chip in order to prevent oxidation of the underlying copper bond pad. In some cases, the layer of aluminum disposed under the passivation layer may be used to form so-called re-distributed layer (RDL) to re-distribute the aluminum bond pad to other location primarily for flip-chip applications.
- The prior art approach of using the topmost two levels of the copper metal layers, i.e., M5 and M6, for power and ground routing induces that the voltage drop (or IR drop) is unavoidably high. This is partly due to that M5 and M6 have different thicknesses and different sheet resistances (Rs). Typically, M5 is much thinner than M6, and thus has a higher sheet resistance (roughly about two times of the sheet resistance of M6).
- Therefore, there is a strong need in this industry to provide an improved power and ground routing for the integrated circuit chip devices that is capable of reducing the IR drop, thus improving the chip performance.
- It is one object of the invention to provide an improved power and ground routing for the integrated circuit chip devices that is capable of reducing the IR drop and improving the chip performance.
- It is another object of the invention to provide an integrated circuit chip device that utilizes aluminum layer over passivation to form power or ground lines, thereby reducing the IR drop of the integrated circuit chip device and improving the performance thereof.
- According to the claimed invention, an integrated circuit chip with reduced IR drop and improved chip performance is disclosed. The integrated circuit chip includes a semiconductor substrate having thereon a plurality of inter-metal dielectric (IMD) layers and a plurality of copper metal layers embedded in respective the plurality of IMD layers; a first passivation layer overlying the plurality of IMD layers and the plurality of copper metal layers; a first power/ground ring of a circuit block of the integrated circuit chip formed in a topmost layer of the plurality of copper metal layers; a second power/ground ring of the circuit block of the integrated circuit chip formed in an aluminum layer over the first passivation layer; and a second passivation layer covering the second power/ground ring and the first passivation layer.
- From one aspect of this invention, an integrated circuit chip with reduced IR drop and improved chip performance is disclosed. The integrated circuit chip includes a semiconductor substrate having thereon a plurality of inter-metal dielectric (IMD) layers and a plurality of copper metal layers embedded in respective the plurality of IMD layers; a first passivation layer overlying the plurality of IMD layers and the plurality of copper metal layers; a power ring of a circuit block of the integrated circuit chip formed in a topmost layer of the plurality of copper metal layers; a ground ring of the circuit block of the integrated circuit chip formed in the topmost layer of the plurality of copper metal layers, wherein at least one of the power ring and the ground ring is parallel connected to an aluminum wiring line overlying the first passivation layer for reducing sheet resistance of the power ring or the ground ring; and a second passivation layer covering the aluminum wiring line and the first passivation layer.
- These and other objectives of the invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings:
-
FIG. 1 is an enlarged top view of a conventional integrated circuit chip device with six levels of copper metal layers; -
FIG. 2 is a schematic, cross-sectional diagram illustrating a germane portion of the exemplary integrated circuit chip that is fabricated with six levels of copper metal layers in accordance with one preferred embodiment of this invention; -
FIG. 3 is a schematic, cross-sectional diagram illustrating the second preferred embodiment of the invention; and -
FIG. 4 is a schematic diagram showing the layout in accordance with the second preferred embodiment of this invention. - The invention pertains to a novel power and ground routing capable of improving the performance of the integrated circuit chip. The invention utilizes a layer of aluminum in a passivation layer of the integrated circuit chip to form the power or ground ring and/or mesh interconnection network instead of the copper metal layer (Mn-1) that is just one level lower than the topmost copper metal layer (Mn) of the integrated circuit chip. Therefore, one of the topmost two levels of the copper metal layers that used to be formed into power and ground rings and mesh interconnection network can thus be eliminated or be spared for signal routing. Alternatively, the replaced Mn-1 copper layer can be skipped for saving photomask and cost. The invention can increase signal routing source and increase the flexibility of placement and routing.
- The preferred embodiments of this invention will now be explained with the accompanying figures. Throughout the specification and drawings, the symbol “Mn” refers to the topmost level of the copper metal layers fabricated in the integrated circuit chip, while “Mn-1” refers to the copper metal layer that is just one level lower than the topmost copper metal layer and so on, wherein, preferably, n ranges between 5 and 8 but not limited thereto. The symbol “V” refers to the via plug between two adjacent conductive metal layers. For example, V5 refers to the via plug interconnecting M5 to M6.
-
FIG. 2 is a schematic, cross-sectional diagram illustrating a germane portion of the exemplary integrated circuit chip 1 a that is fabricated with six levels of copper metal layers (M1-M6) in accordance with one preferred embodiment of this invention. As shown inFIG. 2 , the exemplary integrated circuit chip 1 a includes asemiconductor substrate 100 such as a silicon substrate, a silicon-on-insulator (SOI) substrate, SiGe substrate or the like. A plurality of inter-metal dielectric (IMD) layers 110-132 are deposited over thesemiconductor substrate 100.Circuit elements 101 such as transistors, capacitors or memory cells are fabricated on the main surface of thesemiconductor substrate 100. The IMD layers 110-132 may be formed of low dielectric constant (low-k) materials or ultra low-k materials, but not limited thereto. The IMD layers 110-132 may comprise conventional dielectric layer such as silicon oxide, silicon nitride, silicon carbide or silicon oxy-nitride. The low-k or ultra low-k materials described herein may be either organic (e.g., SiLK) or inorganic (e.g., HSQ) and may be of a porous or non-porous nature. - According to this invention, M1-M6 and respective vias V1˜V5 are fabricated using copper damascene processes or dual damascene processes, which are well known in the art and are thus not discussed further. The first level of the copper metal layers, i.e., M1 is fabricated in the
IMD layer 112. Acontact plug 220, typically tungsten plug, is formed in theIMD layer 110 to interconnect M1 to thecircuit elements 101. The second level of the copper metal layers, i.e., M2 is fabricated in theIMD layer 116. A via plug V1, typically damascened copper plug integrated with M2, is formed in theIMD layer 114 to interconnect M1 to M2. The third level of the copper metal layers, i.e., M3 is fabricated in theIMD layer 120. A via plug V2 is formed in theIMD layer 118 to interconnect M2 to M3. The fourth level of the copper metal layers, i.e., M4 is fabricated in theIMD layer 124. A via plug V3 is formed in theIMD layer 122 to interconnect M3 to M4. The fifth level of the copper metal layers, i.e., M5 is fabricated in theIMD layer 124. A via plug V4 is formed in theIMD layer 122 to interconnect M4 to M5. The topmost level of the copper metal layers, i.e., M6 is fabricated in theIMD layer 132. A via plug V5 is formed in theIMD layer 130 to interconnect M5 to M6. - A
first passivation layer 140 is deposited on theIMD layer 132 and covers the exposed M6 layer. Thefirst passivation layer 140 may comprise silicon oxide, silicon nitride, polyimide or other suitable materials. - The integrated circuit chip 1 a further comprises a
bonding area 300. Analuminum pad 302 is formed on thefirst passivation layer 140 within thebonding area 300. Thealuminum pad 302 is electrically connected with theunderlying copper pad 304 that is formed in M6 layer through via 306. Thisaluminum pad 302 prevents oxidation of theunderlying copper pad 304. Thealuminum pad 302 may be part of a power or ground ring surrounding a circuit block of the integrated circuit chip 1 a. - The
aluminum pad 302 is covered with asecond passivation layer 142. Thesecond passivation layer 142 may comprise silicon oxide, silicon nitride, polyimide or other suitable materials. An opening orwindow 308 is provided in thesecond passivation layer 142 to expose a portion of the top surface of thealuminum pad 302. Theopening 308 may be formed by conventional lithographic and etching methods. - The integrated circuit chip 1 a depicted in
FIG. 2 is fabricated based on a so-called 1P6M scheme (one polysilicon layer and six copper metal layers). However, this invention is also applicable to other interconnection schemes such as 1P3M, 1P4M, 1P5M, 1P7M or 1P8M etc. - As previously described, the topmost level of the copper metal layers, i.e., M6 is much thicker than M5, and thus M5 has a higher sheet resistance (Rs). For example, M6 has a thickness t1 of about 0.85 micrometers (line width=0.36 micrometers; Rs=0.0212 Ω/cm2), and M5 has a thickness t2 of about 0.29 micrometers (line width=0.18 micrometers; Rs=0.0779 Ω/cm2).
- Still referring to
FIG. 2 , the integrated circuit chip 1 a further comprises a power orground ring 402 that is formed in the aluminum layer over thefirst passivation layer 140. Thealuminum pad 302 and the aluminum power orground ring 402 can be formed concurrently. The thickness t3 of the aluminum power orground ring 402 is ordinarily about 1.45 micrometers, which is much thicker than M6 layer. Preferably, to efficiently distributing power, it is recommended that the line width (L) of the power orground ring 402 is about 3.0 micrometers with a spacing (S) of about 2.0 micrometers (L/S=3/2). The line width of the aluminum power orground ring 402 may range between 3 micrometers and 30 micrometers. - Since the aluminum power or
ground ring 402 is thick, the sheet resistance of the aluminum power orground ring 402 can be as low as about 0.0212 Ω/cm2 which is close to M6 layer. The aluminum power orground ring 402 may be electrically connected to the underlyingcopper trace line 404 through via 406. According to the preferred embodiment of this invention, the via 406 preferably has a dimension of 3 micrometers or 3-micrometer×3-micrometer to efficiently distributing power. Thecopper trace line 404 is formed in M6 layer and may function as part of the mesh interconnection network (not explicitly shown) for distributing power or ground signals to acircuit element 101 by way of, for example, the viastack 502. - The mesh interconnection network, as previously mentioned, includes a plurality of orthogonal horizontal trace lines and longitudinal trace lines across the circuit block. According to the preferred embodiment, the aluminum layer over the
passivation layer 140 may be utilized to define either the horizontal trace lines or longitudinal trace lines of the mesh interconnection network. - It is one kernel feature of this invention that the power or ground rings for distributing power or ground signals to a circuit block of the integrated circuit chip 1 a are formed merely in the topmost level of the copper metal layers and in the aluminum layer over the
passivation layer 140. The aluminum layer over thepassivation layer 140 is not only utilized to be a RDL for flip-chip or bump applications, but also is further utilized to form the power or ground signal routing. By doing this, M5 layer can be eliminated or be spared for flexible signal routing. The sheet resistance of the Al layer over thepassivation 140 is much lower than M5 layer; thereby the IR drop is reduced. -
FIG. 3 is a schematic, cross-sectional diagram illustrating the second preferred embodiment of the invention, wherein the same numerals designate like elements, layers or regions with the similar material and function. As shown inFIG. 3 , likewise, the integrated circuit chip 1 b comprises asemiconductor substrate 100. Circuit elements (not explicitly shown inFIG. 3 ) such as transistors, capacitors or memory cells are formed on thesemiconductor substrate 100. A number of inter-metal dielectric (IMD) layers are deposited over thesemiconductor substrate 100. For the sake of simplicity, only IMD layers 128-132 are shown. Afirst passivation layer 140 is deposited on theIMD layer 132 and covers the exposed Mn layer. - The integrated circuit chip 1 b comprises n layers of copper metal interconnection (M1-Mn) and respective vias (V1-Vn-1) which are fabricated using copper damascene processes or dual damascene processes, which are well known in the art and are thus not discussed further. A power/
ground ring 502 is formed in combination with the Al layer and the Mn layer. A power/ground ring 602 is formed in the Mn-1 layer. The IR drop is reduced by parallel connecting theAl layer 504 with the underlyingMn layer 508 through the Al via 506. By doing this, the sheet resistance of the power/ground ring 502 is decreased. -
FIG. 4 is a schematic diagram showing the layout in accordance with the second preferred embodiment of this invention, wherein the same numerals designate like elements, layers or regions with similar material and function. As shown inFIG. 4 , an integrated circuit chip 1 c comprises aground ring 508 a for distributing VSS signal and apower ring 508 b for distributing VDD signal. Theparallel ground ring 508 a and thepower ring 508 b are both formed in the Mn layer, i.e., the topmost copper metal layer of the integrated circuit chip 1 c. - Two
exemplary tracing lines ground ring 508 a and thepower ring 508 b, are formed in the Mn-1 layer. Theorthogonal tracing line 702 is electrically connected to theoverlying ground ring 508 a through via 706, which is formed between Mn-1 layer and Mn layer. Theorthogonal tracing line 802 is electrically connected to theoverlying power ring 508 b through via 806, which is formed between Mn-1 layer and Mn layer. -
Aluminum wiring lines 504 a is deposed right above and parallel topower ring 508 a; andaluminum wiring lines 504 a is connected topower ring 508 a through via 506 a.Aluminum wiring lines 504 b is deposed right above and parallel topower ring 508 b; andaluminum wiring lines 504 b is connected topower ring 508 b through via 506 b. Preferably, the line width of thealuminum wiring lines vias adjacent vias 506 a is about 3 micrometers. A first passivation layer (not explicitly shown inFIG. 4 ) is interposed between the aluminum wiring lines and the power/ground ring. A second passivation layer such as silicon nitride or polyimide covers thealuminum wiring lines - Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (6)
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/052,735 US7821038B2 (en) | 2008-03-21 | 2008-03-21 | Power and ground routing of integrated circuit devices with improved IR drop and chip performance |
CN201110060964.1A CN102163593B (en) | 2008-03-21 | 2008-06-17 | Integrated circuit chip |
CN200810126628.0A CN101540316B (en) | 2008-03-21 | 2008-06-17 | Integrated circuit chip |
TW097123497A TWI381483B (en) | 2008-03-21 | 2008-06-24 | Integrated circuit chips |
US12/883,163 US8072004B2 (en) | 2008-03-21 | 2010-09-15 | Power and ground routing of integrated circuit devices with improved IR drop and chip performance |
US13/281,458 US8120067B1 (en) | 2008-03-21 | 2011-10-26 | Power and ground routing of integrated circuit devices with improved IR drop and chip performance |
US13/286,231 US9379059B2 (en) | 2008-03-21 | 2011-11-01 | Power and ground routing of integrated circuit devices with improved IR drop and chip performance |
US15/168,519 US9698102B2 (en) | 2008-03-21 | 2016-05-31 | Power and ground routing of integrated circuit devices with improved IR drop and chip performance |
US15/604,924 US10002833B2 (en) | 2008-03-21 | 2017-05-25 | Power and ground routing of integrated circuit devices with improved IR drop and chip performance |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/052,735 US7821038B2 (en) | 2008-03-21 | 2008-03-21 | Power and ground routing of integrated circuit devices with improved IR drop and chip performance |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/883,163 Continuation US8072004B2 (en) | 2008-03-21 | 2010-09-15 | Power and ground routing of integrated circuit devices with improved IR drop and chip performance |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090236637A1 true US20090236637A1 (en) | 2009-09-24 |
US7821038B2 US7821038B2 (en) | 2010-10-26 |
Family
ID=41087997
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/052,735 Active 2028-09-02 US7821038B2 (en) | 2008-03-21 | 2008-03-21 | Power and ground routing of integrated circuit devices with improved IR drop and chip performance |
US12/883,163 Active US8072004B2 (en) | 2008-03-21 | 2010-09-15 | Power and ground routing of integrated circuit devices with improved IR drop and chip performance |
US13/281,458 Active US8120067B1 (en) | 2008-03-21 | 2011-10-26 | Power and ground routing of integrated circuit devices with improved IR drop and chip performance |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/883,163 Active US8072004B2 (en) | 2008-03-21 | 2010-09-15 | Power and ground routing of integrated circuit devices with improved IR drop and chip performance |
US13/281,458 Active US8120067B1 (en) | 2008-03-21 | 2011-10-26 | Power and ground routing of integrated circuit devices with improved IR drop and chip performance |
Country Status (3)
Country | Link |
---|---|
US (3) | US7821038B2 (en) |
CN (2) | CN101540316B (en) |
TW (1) | TWI381483B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090251275A1 (en) * | 2008-04-03 | 2009-10-08 | Nec Electronics Corporation | Semiconductor device |
US20130037934A1 (en) * | 2011-08-09 | 2013-02-14 | Chih-Ching Lin | Integrated circuit chip with reduced ir drop |
US20140117534A1 (en) * | 2012-10-30 | 2014-05-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnection Structure |
US20140232001A1 (en) * | 2013-02-19 | 2014-08-21 | Infineon Technologies Ag | Device Bond Pads Over Process Control Monitor Structures in a Semiconductor Die |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008071774A (en) * | 2006-09-12 | 2008-03-27 | Matsushita Electric Ind Co Ltd | Semiconductor device and manufacturing method of semiconductor device |
JP5389352B2 (en) | 2007-12-06 | 2014-01-15 | ローム株式会社 | Semiconductor device |
JP2011100989A (en) * | 2009-10-09 | 2011-05-19 | Renesas Electronics Corp | Semiconductor device |
US8208768B2 (en) * | 2009-10-26 | 2012-06-26 | United Microelectronics Corp. | Focusing member and optoelectronic device |
US8139907B2 (en) * | 2009-12-29 | 2012-03-20 | United Microelectronics Corp. | Optoelectronic device and method of forming the same |
JP5622433B2 (en) * | 2010-04-28 | 2014-11-12 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US20120241972A1 (en) * | 2011-03-24 | 2012-09-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Layout scheme for an input output cell |
US8437166B1 (en) * | 2011-11-16 | 2013-05-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Word line driver cell layout for SRAM and other semiconductor devices |
US20130320522A1 (en) * | 2012-05-30 | 2013-12-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Re-distribution Layer Via Structure and Method of Making Same |
US10373930B2 (en) * | 2012-08-10 | 2019-08-06 | Cyntec Co., Ltd | Package structure and the method to fabricate thereof |
CN103794592B (en) * | 2012-10-30 | 2016-10-05 | 中芯国际集成电路制造(上海)有限公司 | There is the semiconductor device of earth shield structure |
US8946914B2 (en) * | 2013-03-04 | 2015-02-03 | Globalfoundries Inc. | Contact power rail |
US9076848B2 (en) | 2013-03-12 | 2015-07-07 | International Business Machines Corporation | Semiconductor device channels |
US9099471B2 (en) | 2013-03-12 | 2015-08-04 | International Business Machines Corporation | Semiconductor device channels |
US9111935B2 (en) | 2013-03-12 | 2015-08-18 | International Business Machines Corporation | Multiple-patterned semiconductor device channels |
CN104103630B (en) * | 2013-04-02 | 2016-12-28 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device |
KR102161736B1 (en) * | 2014-08-13 | 2020-10-05 | 삼성전자주식회사 | System on chip, electronic apparatus including system on chip and design method of system on chip |
US10128182B2 (en) * | 2016-09-14 | 2018-11-13 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor package structure and manufacturing method thereof |
US20200006122A1 (en) * | 2018-06-27 | 2020-01-02 | Qualcomm Incorporated | Integrated circuits (ics) made using extreme ultraviolet (euv) patterning and methods for fabricating such ics |
CN112257206B (en) * | 2020-09-30 | 2023-06-16 | 上海兆芯集成电路有限公司 | Power supply network design method and power supply network model |
CN112349679B (en) * | 2020-10-26 | 2023-09-19 | Oppo广东移动通信有限公司 | Connection network of integrated circuit, chip and electronic equipment |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020190390A1 (en) * | 2001-06-13 | 2002-12-19 | Via Technologies, Inc. | Flip-chip bump arrangement for decreasing impedance |
US6551856B1 (en) * | 2000-08-11 | 2003-04-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming copper pad redistribution and device formed |
US6717270B1 (en) * | 2003-04-09 | 2004-04-06 | Motorola, Inc. | Integrated circuit die I/O cells |
US6835642B2 (en) * | 2002-12-18 | 2004-12-28 | Taiwan Semiconductor Manufacturing Co., Ltd | Method of forming a metal fuse on semiconductor devices |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7271489B2 (en) * | 2003-10-15 | 2007-09-18 | Megica Corporation | Post passivation interconnection schemes on top of the IC chips |
US6900541B1 (en) * | 2004-02-10 | 2005-05-31 | United Microelectronics Corp. | Semiconductor chip capable of implementing wire bonding over active circuits |
US7208837B2 (en) * | 2004-02-10 | 2007-04-24 | United Microelectronics Corp. | Semiconductor chip capable of implementing wire bonding over active circuits |
CN100362657C (en) * | 2004-12-22 | 2008-01-16 | 中芯国际集成电路制造(上海)有限公司 | Inner connected bonding pads of semiconductor IC |
US20060163734A1 (en) * | 2005-01-24 | 2006-07-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fuse structure and method for making the same |
US7456507B2 (en) * | 2006-01-12 | 2008-11-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Die seal structure for reducing stress induced during die saw process |
US20070176292A1 (en) * | 2006-01-27 | 2007-08-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bonding pad structure |
-
2008
- 2008-03-21 US US12/052,735 patent/US7821038B2/en active Active
- 2008-06-17 CN CN200810126628.0A patent/CN101540316B/en active Active
- 2008-06-17 CN CN201110060964.1A patent/CN102163593B/en active Active
- 2008-06-24 TW TW097123497A patent/TWI381483B/en active
-
2010
- 2010-09-15 US US12/883,163 patent/US8072004B2/en active Active
-
2011
- 2011-10-26 US US13/281,458 patent/US8120067B1/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6551856B1 (en) * | 2000-08-11 | 2003-04-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming copper pad redistribution and device formed |
US20020190390A1 (en) * | 2001-06-13 | 2002-12-19 | Via Technologies, Inc. | Flip-chip bump arrangement for decreasing impedance |
US6835642B2 (en) * | 2002-12-18 | 2004-12-28 | Taiwan Semiconductor Manufacturing Co., Ltd | Method of forming a metal fuse on semiconductor devices |
US6717270B1 (en) * | 2003-04-09 | 2004-04-06 | Motorola, Inc. | Integrated circuit die I/O cells |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090251275A1 (en) * | 2008-04-03 | 2009-10-08 | Nec Electronics Corporation | Semiconductor device |
US8228158B2 (en) * | 2008-04-03 | 2012-07-24 | Renesas Electronics Corporation | Semiconductor device |
US20130037934A1 (en) * | 2011-08-09 | 2013-02-14 | Chih-Ching Lin | Integrated circuit chip with reduced ir drop |
US8772928B2 (en) * | 2011-08-09 | 2014-07-08 | Mediatek Inc. | Integrated circuit chip with reduced IR drop |
US20140117534A1 (en) * | 2012-10-30 | 2014-05-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnection Structure |
US9673125B2 (en) * | 2012-10-30 | 2017-06-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnection structure |
US20140232001A1 (en) * | 2013-02-19 | 2014-08-21 | Infineon Technologies Ag | Device Bond Pads Over Process Control Monitor Structures in a Semiconductor Die |
US8994148B2 (en) * | 2013-02-19 | 2015-03-31 | Infineon Technologies Ag | Device bond pads over process control monitor structures in a semiconductor die |
US9401343B2 (en) | 2013-02-19 | 2016-07-26 | Infineon Technologies Ag | Method of processing a semiconductor wafer |
Also Published As
Publication number | Publication date |
---|---|
TWI381483B (en) | 2013-01-01 |
CN102163593A (en) | 2011-08-24 |
CN101540316B (en) | 2011-04-20 |
US8120067B1 (en) | 2012-02-21 |
US8072004B2 (en) | 2011-12-06 |
CN102163593B (en) | 2013-03-27 |
CN101540316A (en) | 2009-09-23 |
US20120038055A1 (en) | 2012-02-16 |
TW200941642A (en) | 2009-10-01 |
US20110001168A1 (en) | 2011-01-06 |
US7821038B2 (en) | 2010-10-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7821038B2 (en) | Power and ground routing of integrated circuit devices with improved IR drop and chip performance | |
US10002833B2 (en) | Power and ground routing of integrated circuit devices with improved IR drop and chip performance | |
US7397125B2 (en) | Semiconductor device with bonding pad support structure | |
US7692274B2 (en) | Reinforced semiconductor structures | |
US7148575B2 (en) | Semiconductor device having bonding pad above low-k dielectric film | |
US7675175B2 (en) | Semiconductor device having isolated pockets of insulation in conductive seal ring | |
US9287345B2 (en) | Semiconductor structure with thin film resistor and terminal bond pad | |
US8643178B2 (en) | Semiconductor chips having redistributed power/ground lines directly connected to power/ground lines of internal circuits and methods of fabricating the same | |
US6707156B2 (en) | Semiconductor device with multilevel wiring layers | |
US8772928B2 (en) | Integrated circuit chip with reduced IR drop | |
US7812457B2 (en) | Semiconductor device and semiconductor wafer and a method for manufacturing the same | |
WO2005083767A1 (en) | Semiconductor device | |
US20120154102A1 (en) | Electrical fuse structure | |
JP2004207723A (en) | Flip-chip fet element | |
US8476745B2 (en) | Integrated circuit chip with reduced IR drop | |
JPH09283632A (en) | Semiconductor integrated circuit device | |
JP2007250965A (en) | Semiconductor integrated circuit device | |
US8766417B2 (en) | Integrated circuit chip with reduced IR drop | |
US20080006950A1 (en) | Bonding pad structure for electronic device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MEDIATEK INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KO, CHING-CHUNG;CHENG, TAO;LIU, TIEN-YUEH;AND OTHERS;REEL/FRAME:020682/0989 Effective date: 20071012 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |