New! View global litigation for patent families

US20090168772A1 - Lun based hard zoning in fibre channel switches - Google Patents

Lun based hard zoning in fibre channel switches Download PDF

Info

Publication number
US20090168772A1
US20090168772A1 US12259197 US25919708A US2009168772A1 US 20090168772 A1 US20090168772 A1 US 20090168772A1 US 12259197 US12259197 US 12259197 US 25919708 A US25919708 A US 25919708A US 2009168772 A1 US2009168772 A1 US 2009168772A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
port
lun
frame
channel
fibre
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12259197
Inventor
Frank R. Dropps
William J. Gustafson
Gary M. Papenfuss
Original Assignee
Dropps Frank R
Gustafson William J
Papenfuss Gary M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/82Protecting input, output or interconnection devices
    • G06F21/85Protecting input, output or interconnection devices interconnection devices, e.g. bus-connected or in-line devices

Abstract

A method and system for implementing LUN based hard zoning in a fibre channel network is provided. A LUN field in a Fibre Channel SCSI command frame is compared with a list of LUNS that are allowed for a particular frame source; and the frame is forwarded if the LUN is allowed for the frame source. The comparison is performed by a port receiving the frame by using an address look up table (“ALUT”). Hard zoning is based on various frame fields and/or ALUT control codes. Also provided is a method for processing a reply to a SCSI REPORT LUN command from an initiator. The method includes, intercepting a reply to a REPORT LUN command; editing the reply to remove unauthorized LUNs; and sending the edited reply to the initiator.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS:
  • [0001]
    This application claims priority under 35 U.S.C. § 119(e) (1) to the following provisional patent applications:
  • [0002]
    Filed on Sep. 19, 2003, Ser. No. 60/503,812, entitled “Method and System for Fibre Channel Switches”;
  • [0003]
    Filed on Jan. 21, 2004, Ser. No. 60/537,933 entitled “Method And System For Routing And Filtering Network Data Packets In Fibre Channel Systems”;
  • [0004]
    Filed on Jul. 21, 2003, Ser. No. 60/488,757, entitled “Method and System for Selecting Virtual Lanes in Fibre Channel Switches”;
  • [0005]
    Filed on Dec. 29, 2003, Ser. No. 60/532,965, entitled “Programmable Pseudo Virtual Lanes for Fibre Channel Systems”;
  • [0006]
    Filed on Sep. 19, 2003, Ser. No. 60/504,038, entitled “Method and System for Reducing Latency and Congestion in Fibre Channel Switches;
  • [0007]
    Filed on Aug. 14, 2003, Ser. No. 60/495,212, entitled “Method and System for Detecting Congestion and Over Subscription in a Fibre channel Network”
  • [0008]
    Filed on Aug. 14, 2003, Ser. No. 60/495,165, entitled “LUN Based Hard Zoning in Fibre Channel Switches”;
  • [0009]
    Filed on Sep. 19, 2003, Ser. No. 60/503,809, entitled “Multi Speed Cut Through Operation in Fibre Channel Switches”
  • [0010]
    Filed on Sep. 23, 2003, Ser. No. 60/505,381, entitled “Method and System for Improving bandwidth and reducing Idles in Fibre Channel Switches”;
  • [0011]
    Filed on Sep. 23, 2003, Ser. No. 60/505,195, entitled “Method and System for Keeping a Fibre Channel Arbitrated Loop Open During Frame Gaps”;
  • [0012]
    Filed on Mar. 30, 2004, Ser. No. 60/557,613, entitled “Method and System for Congestion Control based on Optimum Bandwidth Allocation in a Fibre Channel Switch”;
  • [0013]
    Filed on Sep. 23, 2003, Ser. No. 60/505,075, entitled “Method and System for Programmable Data Dependent Network Routing”;
  • [0014]
    Filed on Sep. 19, 2003, Ser. No. 60/504,950, entitled “Method and System for Power Control of Fibre Channel Switches”;
  • [0015]
    Filed on Dec. 29, 2003, Ser. No. 60/532,967, entitled “Method and System for Buffer to Buffer Credit recovery in Fibre Channel Systems Using Virtual and/or Pseudo Virtual Lane”
  • [0016]
    Filed on Dec. 29, 2003, Ser. No. 60/532,966, entitled “Method And System For Using Extended Fabric Features With Fibre Channel Switch Elements”
  • [0017]
    Filed on Mar. 4, 2004, Ser. No. 60/550,250,
  • [0018]
    entitled “Method And System for Programmable Data Dependent Network Routing”
  • [0019]
    Filed on May 7, 2004, Ser. No. 60/569,436, entitled “Method And System For Congestion Control In A Fibre Channel Switch”
  • [0020]
    Filed on May 18, 2004, Ser. No. 60/572,197, entitled “Method and System for Configuring Fibre Channel Ports” and
  • [0021]
    Filed on Dec. 29, 2003, Ser. No. 60/532,963 entitled “Method and System for Managing Traffic in Fibre Channel Switches”.
  • [0022]
    The disclosure of the foregoing applications is incorporated herein by reference in their entirety.
  • BACKGROUND
  • [0023]
    2. Field of the Invention
  • [0024]
    The present invention relates to fibre channel systems, and more particularly to LUN based hard zoning in fibre channel switches.
  • [0025]
    2. Background of the Invention
  • [0026]
    Fibre channel is a set of American National Standard Institute (ANSI) standards, which provide a serial transmission protocol for storage and network protocols such as HIPPI, SCSI, IP, ATM and others. Fibre channel provides an input/output interface to meet the requirements of both channel and network users.
  • [0027]
    Fibre channel supports three different topologies: point-to-point, arbitrated loop and fibre channel fabric. The point-to-point topology attaches two devices directly. The arbitrated loop topology attaches devices in a loop. The fibre channel fabric topology attaches host systems directly to a fabric, which are then connected to multiple devices. The fibre channel fabric topology allows several media types to be interconnected.
  • [0028]
    Fibre channel is a closed system that relies on multiple ports to exchange information on attributes and characteristics to determine if the ports can operate together. If the ports can work together, they define the criteria under which they communicate.
  • [0029]
    In fibre channel, a path is established between two nodes where the path's primary task is to transport data from one point to another at high speed with low latency, performing only simple error detection in hardware.
  • [0030]
    Fibre channel fabric devices include a node port or “N_Port” that manages fabric connections. The N_port establishes a connection to a fabric element (e.g., a switch) having a fabric port or F_port. Fabric elements include the intelligence to handle routing, error detection, recovery, and similar management functions.
  • [0031]
    A fibre channel switch is a multi-port device where each port manages a simple point-to-point connection between itself and its attached system. Each port can be attached to a server, peripheral, I/O subsystem, bridge, hub, router, or even another switch. A switch receives messages from one port and automatically routes it to another port. Multiple calls or data transfers happen concurrently through the multi-port fibre channel switch.
  • [0032]
    Fibre channel switches use memory buffers to hold frames received and sent across a network. Associated with these buffers are credits, which are the number of frames that a buffer can hold per fabric port.
  • [0033]
    Fibre Channel allows the use of Small Computer System Interface (“SCSI”) protocol in storage area networks. SCSI storage devices are sub-divided into multiple Logical Unit Numbers (LUNs).
  • [0034]
    In Fibre Channel Fabrics, zoning is used to control access of devices attached to the Fabric to other devices. Hard Zoning is zoning that is enforced on individual frames sent from one end-user device to another end-user device by preventing delivery of frames across zone boundaries.
  • [0035]
    Conventional techniques and standards do not allow secure LUN based zoning for fibre channel switches. Hence, this can result in inadvertent or malicious access by a device (s) that are not supposed to use a particular LUN.
  • [0036]
    Therefore, what is required is a process and system that can enforce secure; LUN based hard zoning for fibre channel switches.
  • SUMMARY OF THE PRESENT INVENTION
  • [0037]
    In one aspect of the present invention, a method for implementing LUN based hard zoning in a fibre channel network is provided. The method includes, comparing a LUN field in a Fibre Channel SCSI command frame with a list of LUNS that are allowed for a particular frame source; and forwarding the frame if the LUN is allowed for the frame source. The comparison is performed by a port receiving the frame by using an address look up table (“ALUT”).
  • [0038]
    In yet another aspect of the present invention, a method for processing a reply to a SCSI REPORT LUN command from an initiator is provided. The method includes, intercepting a reply to a REPORT LUN command; editing the reply to remove unauthorized LUNs; and sending the edited reply to the initiator. An alias cache is set up to identify a reply to a SCSI REPORT LUN command and route the reply to a processor if a target for the REPORT LUN command is using LUN zoning.
  • [0039]
    In yet another aspect of the present invention, a Fibre Channel switch element for implementing LUN based hard zoning is provided. The switch element includes, means for comparing a LUN field in a Fibre Channel SCSI command frame with a list of LUNS that are allowed for a particular frame source; and means for forwarding the frame if the LUN is allowed for the frame source. A port receiving the frame by using an ALUT performs the comparison.
  • [0040]
    This brief summary has been provided so that the nature of the invention may be understood quickly. A more complete understanding of the invention can be obtained by reference to the following detailed description of the preferred embodiments thereof concerning the attached drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0041]
    The foregoing features and other features of the present invention will now be described with reference to the drawings of a preferred embodiment. In the drawings, the same components have the same reference numerals. The illustrated embodiment is intended to illustrate, but not to limit the invention. The drawings include the following Figures:
  • [0042]
    FIG. 1A shows an example of a Fibre Channel network system;
  • [0043]
    FIG. 1B shows an example of a Fibre Channel switch element, according to one aspect of the present invention;
  • [0044]
    FIG. 1C shows a block diagram of a 20-channel switch chassis, according to one aspect of the present invention;
  • [0045]
    FIG. 1D shows a block diagram of a Fibre Channel switch element with sixteen GL_Ports and four 10G ports, according to one aspect of the present invention;
  • [0046]
    FIGS. 2A-2B (jointly referred to as FIG. 2) show another block diagram of a Fibre Channel switch element with sixteen GL_Ports and four 10G ports, according to one aspect of the present invention;
  • [0047]
    FIGS. 3A/3B (jointly referred to as FIG. 3) show a block diagram of a GL_Port, according to one aspect of the present invention;
  • [0048]
    FIGS. 4A/4B (jointly referred to as FIG. 3) show a block diagram of XG_Port (10G) port, according to one aspect of the present invention;
  • [0049]
    FIGS. 5A-5B (collectively referred to herein as FIG. 5), show a system according to one aspect of the present invention for LUN based hard zoning;
  • [0050]
    FIG. 6 shows a flow diagram for modifying SCSI LUN reports, according to one aspect of the present invention; and
  • [0051]
    FIG. 7A-7B (collectively referred to as FIG. 7) show a flow diagram for LUN based hard zoning frame processing, according to one aspect of the present invention.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0052]
    Definitions:
  • [0053]
    The following definitions are provided as they are typically (but not exclusively) used in the fibre channel environment, implementing the various adaptive aspects of the present invention.
  • [0054]
    “E-Port”: A fabric expansion port that attaches to another Interconnect port to create an Inter-Switch Link.
  • [0055]
    “F_Port”: A port to which non-loop N_Ports are attached to a fabric and does not include FL_ports.
  • [0056]
    “Fibre channel ANSI Standard”: The standard (incorporated herein by reference in its entirety) describes the physical interface, transmission and signaling protocol of a high performance serial link for support of other high level protocols associated with IPI, SCSI, IP, ATM and others.
  • [0057]
    “FC-1”: Fibre channel transmission protocol, which includes serial encoding, decoding and error control.
  • [0058]
    “FC-2”: Fibre channel signaling protocol that includes frame structure and byte sequences.
  • [0059]
    “FC-3”: Defines a set of fibre channel services that are common across plural ports of a node.
  • [0060]
    “FC-4”: Provides mapping between lower levels of fibre channel, IPI and SCSI command sets, HIPPI data framing, IP and other upper level protocols.
  • [0061]
    “Fabric”: The structure or organization of a group of switches, target and host devices (NL_Port, N_ports etc.).
  • [0062]
    “Fabric Topology”: This is a topology where a device is directly attached to a fibre channel fabric that uses destination identifiers embedded in frame headers to route frames through a fibre channel fabric to a desired destination.
  • [0063]
    “FC-FS”: Fibre channel standard (incorporated herein by reference in its entirety) for framing and signaling, which includes frame structure, basic link maintenance and login, and sequence and exchange operation, incorporated herein by reference in its entirety.
  • [0064]
    “FC-FCP-2”: Fibre Channel protocol for mapping SCSI to Fibre Channel.
  • [0065]
    “FCP_CMND”: Fibre Channel frame defined in FC-FCP-2 standard that carries SCSI commands.
  • [0066]
    “FCP_DATA”: Fibre Channel frame defined in FC-FCP-2 standard (incorporated herein by reference in its entirety) that carries SCSI data.
  • [0067]
    “FL_Port”: A L_Port that is able to perform the function of a F_Port, attached via a link to one or more NL_Ports in an Arbitrated Loop topology,
  • [0068]
    “Inter-Switch Link”: A Link directly connecting the E_port of one switch to the E_port of another switch.
  • [0069]
    “Port”: A general reference to N. Sub.—Port or F. Sub.—Port.
  • [0070]
    “L_Port”: A port that contains Arbitrated Loop functions associated with the Arbitrated Loop topology.
  • [0071]
    “LUN”: Logical Unit Number that identifies a sub-unit within a SCSI device (per the SAM-2 standard, incorporated herein by reference in its entirety).
  • [0072]
    “N-Port”: A direct fabric attached port.
  • [0073]
    “NL_Port”: A L_Port that can perform the function of a N_Port.
  • [0074]
    “R_CTL” An 8 bit Fibre Channel frame header field that identifies the type of frame (per the FC-FS standard).
  • [0075]
    “SAM-2”—The standard for SCSI Architecture Model 2, incorporated herein by reference in its entirety.
  • [0076]
    “SCSI”: Small Computer Systems Interface.
  • [0077]
    “S_ID”: Fibre Channel frame header field containing the source address (per the FC-FS standard).
  • [0078]
    “SCSI initiator”: A SCSI device that initiates a SCSI input/output (“I/O”) operation.
  • [0079]
    “SPC-2”: Standard for SCSI Primary Commands incorporated herein by reference in its entirety.
  • [0080]
    “SCSI target”: A SCSI device that responds to I/O operations from a SCSI initiator and typically is a storage device.
  • [0081]
    “Switch”: A fabric element conforming to the Fibre Channel Switch standards.
  • [0082]
    In one aspect of the present invention, hard zoning is extended to SCSI LUNs so that a SCSI initiator can access some LUNs associated with a particular Fibre Channel port, but is denied access to others. A method is also provided for fibre channel switch to intercept and edit “SCSI REPORT LUNS” command so that SCSI initiators do not try to access LUNs that they are not allowed to use, hence, avoiding extra error reporting.
  • [0083]
    In another aspect of the present invention, by implementing LUN based hard zoning on a Fibre Channel switch allows secure access to individual LUNs on SCSI devices by preventing inadvertent or malicious access by devices that are not supposed to use a particular LUN.
  • [0084]
    Fibre Channel System:
  • [0085]
    To facilitate an understanding of the preferred embodiment, the general architecture and operation of a fibre channel system will be described. The specific architecture and operation of the preferred embodiment will then be described with reference to the general architecture of the fibre channel system.
  • [0086]
    FIG. 1A is a block diagram of a fibre channel system 100 implementing the methods and systems in accordance with the adaptive aspects of the present invention. System 100 includes plural devices that are interconnected. Each device includes one or more ports, classified as node ports (N_Ports), fabric ports (F_Ports), and expansion ports (E_Ports). Node ports may be located in a node device, e.g. server 103, disk array 105 and storage device 104. Fabric ports are located in fabric devices such as switch 101 and 102. Arbitrated loop 106 may be operationally coupled to switch 101 using arbitrated loop ports (FL_Ports).
  • [0087]
    The devices of FIG. 1A are operationally coupled via “links” or “paths”. A path may be established between two N_ports, e.g. between server 103 and storage 104. A packet-switched path may be established using multiple links, e.g. an N-Port in server 103 may establish a path with disk array 105 through switch 102.
  • [0088]
    FABRIC SWITCH ELEMENT
  • [0089]
    FIG. 1B is a block diagram of a 20-port ASIC fabric element according to one aspect of the present invention. FIG. 1B provides the general architecture of a 20-channel switch chassis using the 20-port fabric element. Fabric element includes ASIC 20 with non-blocking fibre channel class 2 (connectionless, acknowledged) and class 3 (connectionless, unacknowledged) service between any ports. It is noteworthy that ASIC 20 may also be designed for class 1 (connection-oriented) service, within the scope and operation of the present invention as described, herein.
  • [0090]
    The fabric element of the present invention is presently implemented as a single CMOS ASIC, and for this reason the term “fabric element” and ASIC are used interchangeably to refer to the preferred embodiments in this specification. Although FIG. 1B shows 20 ports, the present invention is not limited to any particular number of ports.
  • [0091]
    ASIC 20 has 20 ports numbered in FIG. 1B as GL0 through GL19. These ports are generic to common Fibre Channel port types, for example, F_Port, FL_Port and E-Port. In other words, depending upon what it is attached to, each GL port can function as any type of port. Also, the GL port may function as a special port useful in fabric element linking, as described below.
  • [0092]
    For illustration purposes only, all GL ports are drawn on the same side of ASIC 20 in FIG. 1B. However, the ports may be located on both sides of ASIC 20 as shown in other figures. This does not imply any difference in port or ASIC design. Actual physical layout of the ports will depend on the physical layout of the ASIC.
  • [0093]
    Each port GL0-GL19 has transmit and receive connections to switch crossbar 50. One connection is through receive buffer 52, which functions to receive and temporarily hold a frame during a routing operation. The other connection is through a transmit buffer 54.
  • [0094]
    Switch crossbar 50 includes a number of switch crossbars for handling specific types of data and data flow control information. For illustration purposes only, switch crossbar 50 is shown as a single crossbar. Switch crossbar 50 is a connectionless crossbar (packet switch) of known conventional design, sized to connect 21×21 paths. This is to accommodate 20 GL ports plus a port for connection to a fabric controller, which may be external to ASIC 20.
  • [0095]
    In the preferred embodiments of switch chassis described herein, the fabric controller is a firmware-programmed microprocessor, also referred to as the input/out processor (“IOP”). IOP 66 is shown in FIG. 1C as a part of a switch chassis utilizing one or more of ASIC 20. As seen in FIG. 1B, bi-directional connection to IOP 66 is routed through port 67, which connects internally to a control bus 60. Transmit buffer 56, receive buffer 58, control register 62 and Status register 64 connect to bus 60. Transmit buffer 56 and receive buffer 58 connect the internal connectionless switch crossbar 50 to IOP 66 so that it can source or sink frames.
  • [0096]
    Control register 62 receives and holds control information from IOP 66, so that IOP 66 can change characteristics or operating configuration of ASIC 20 by placing certain control words in register 62. IOP 66 can read status of ASIC 20 by monitoring various codes that are placed in status register 64 by monitoring circuits (not shown).
  • [0097]
    FIG. 1C shows a 20-channel switch chassis S2 using ASIC 20 and IOP 66. S2 will also include other elements, for example, a power supply (not shown). The 20 GL ports correspond to channel C0-C19. Each GL port has a serial/deserializer (SERDES) designated as S0-S19. Ideally, the SERDES functions are implemented on ASIC 20 for efficiency, but may alternatively be external to each GL port.
  • [0098]
    Each GL port has an optical-electric converter, designated as OE0-OE19 connected with its SERDES through serial lines, for providing fibre optic input/output connections, as is well known in the high performance switch design. The converters connect to switch channels C0-C19. It is noteworthy that the ports can connect through copper paths or other means instead of optical-electric converters.
  • [0099]
    FIG. 1D shows a block diagram of ASIC 20 with sixteen GL ports and four 10 G (Gigabyte) port control modules designated as XG0-XG3 for four 10G ports designated as XGP0-XGP3. ASIC 20 include a control port 62A that is coupled to IOP 66 through a PCI connection 66A.
  • [0100]
    FIG. 1E-1/1E-2 (jointly referred to as FIG. 1E) show yet another block diagram of ASIC 20 with sixteen GL and four XG port control modules. Each GL port control module has a Receive port (RPORT) 69 with a receive buffer (RBUF) 69A and a transmit port 70 with a transmit buffer (TBUF) 70A, as described below in detail. GL and XG port control modules are coupled to physical media devices (“PMD”) 76 and 75 respectively.
  • [0101]
    Control port module 62A includes control buffers 62B and 62D for transmit and receive sides, respectively. Module 62A also includes a PCI interface module 62C that allows interface with IOP 66 via a PCI bus 66A.
  • [0102]
    XG_Port (for example 74B) includes RPORT 72 with RBUF 71 similar to RPORT 69 and RBUF 69A and a TBUF and TPORT similar to TBUF 70A and TPORT 70. Protocol module 73 interfaces with SERDES to handle protocol based functionality.
  • [0103]
    GL Port:
  • [0104]
    FIGS. 3A-3B (referred to as FIG. 3) show a detailed block diagram of a GL port as used in ASIC 20. GL port 300 is shown in three segments, namely, receive segment (RPORT) 310, transmit segment (TPORT) 312 and common segment 311.
  • [0105]
    Receive Segment of GL Port:
  • [0106]
    Frames enter through link 301 and SERDES 302 converts data into 10-bit parallel data to fibre channel characters, which are then sent to receive pipe (“Rpipe” may also be referred to as “Rpipe1” or “Rpipe2”) 303A via a de-multiplexer (DEMUX) 303. Rpipe 303A includes, parity module 305 and decoder 304. Decoder 304 decodes 10B data to 8B and parity module 305 adds a parity bit. Rpipe 303A also performs various Fibre Channel standard functions such as detecting a start of frame (SOF), end-of frame (EOF), Idles, R_RDYs (fibre channel standard primitive) and the like, which are not described since they are standard functions.
  • [0107]
    Rpipe 303A connects to smoothing FIFO (SMF) module 306 that performs smoothing functions to accommodate clock frequency variations between remote transmitting and local receiving devices.
  • [0108]
    Frames received by RPORT 310 are stored in receive buffer (RBUF) 69A, (except for certain Fibre Channel Arbitrated Loop (AL) frames). Path 309 shows the frame entry path, and all frames entering path 309 are written to RBUF 69A as opposed to the AL path 308.
  • [0109]
    Cyclic redundancy code (CRC) module 313 further processes frames that enter GL port 300 by checking CRC and processing errors according to FC_PH rules. The frames are subsequently passed to RBUF 69A where they are steered to an appropriate output link. RBUF 69A is a link receive buffer and can hold multiple frames.
  • [0110]
    Reading from and writing to RBUF 69A are controlled by RBUF read control logic (“RRD”) 319 and RBUF write control logic (“RWT”) 307, respectively. RWT 307 specifies which empty RBUF 69A slot will be written into when a frame arrives through the data link via multiplexer (“Mux”) 313B, CRC generate module 313A and EF (external proprietary format) module 314. EF module 314 encodes proprietary (i.e. non-standard) format frames to standard Fibre Channel 8B codes. Mux 313B receives input from Rx Spoof module 314A, which encodes frames to a proprietary format (if enabled). RWT 307 controls RBUF 69A write addresses and provide the slot number to tag writer (“TWT”) 317.
  • [0111]
    RRD 319 processes frame transfer requests from RBUF 69A. Frames may be read out in any order and multiple destinations may get copies of the frames.
  • [0112]
    Steering state machine (SSM) 316 receives frames and determines the destination for forwarding the frame. SSM 316 produces a destination mask, where there is one bit for each destination. Any bit set to a certain value, for example, 1, specifies a legal destination, and there can be multiple bits set, if there are multiple destinations for the same frame (multicast or broadcast).
  • [0113]
    SSM 316 makes this determination using information from alias cache 315, steering registers 316A, control register 326 values and frame contents. IOP 66 writes all tables so that correct exit path is selected for the intended destination port addresses.
  • [0114]
    The destination mask from SSM 316 is sent to TWT 317 and a RBUF tag register (RTAG) 318. TWT 317 writes tags to all destinations specified in the destination mask from SSM 316. Each tag identifies its corresponding frame by containing an RBUF 69A slot number where the frame resides, and an indication that the tag is valid.
  • [0115]
    Each slot in RBUF 69A has an associated set of tags, which are used to control the availability of the slot. The primary tags are a copy of the destination mask generated by SSM 316. As each destination receives a copy of the frame, the destination mask in RTAG 318 is cleared. When all the mask bits are cleared, it indicates that all destinations have received a copy of the frame and that the corresponding frame slot in RBUF 69A is empty and available for a new frame.
  • [0116]
    RTAG 318 also has frame content information that is passed to a requesting destination to pre-condition the destination for the frame transfer. These tags are transferred to the destination via a read multiplexer (RMUX) (not shown).
  • [0117]
    Transmit Segment of GL Port:
  • [0118]
    Transmit segment (“TPORT”) 312 performs various transmit functions. Transmit tag register (TTAG) 330 provides a list of all frames that are to be transmitted. Tag Writer 317 or common segment 311 write TTAG 330 information. The frames are provided to arbitration module (“transmit arbiter” (“TARB”)) 331, which is then free to choose which source to process and which frame from that source to be processed next.
  • [0119]
    TTAG 330 includes a collection of buffers (for example, buffers based on a first-in first out (“FIFO”) scheme) for each frame source. TTAG 330 writes a tag for a source and TARB 331 then reads the tag. For any given source, there are as many entries in TTAG 330 as there are credits in RBUF 69A.
  • [0120]
    TARB 331 is activated anytime there are one or more valid frame tags in TTAG 330. TARB 331 preconditions its controls for a frame and then waits for the frame to be written into TBUF 70A. After the transfer is complete, TARB 331 may request another frame from the same source or choose to service another source.
  • [0121]
    TBUF 70A is the path to the link transmitter. Typically, frames don't land in TBUF 70A in their entirety. Mostly, frames simply pass through TBUF 70A to reach output pins, if there is a clear path.
  • [0122]
    Switch Mux 332 is also provided to receive output from crossbar 50. Switch Mux 332 receives input from plural RBUFs (shown as RBUF 00 to RBUF 19), and input from CPORT 62A shown as CBUF 1 frame/status. TARE 331 determines the frame source that is selected and the selected source provides the appropriate slot number. The output from Switch Mux 332 is sent to ALUT 323 for S_ID spoofing and the result is fed into TBUF Tags 333.
  • [0123]
    TMUX (“TxMUX”) 339 chooses which data path to connect to the transmitter. The sources are: primitive sequences specified by IOP 66 via control registers 326 (shown as primitive 339A), and signals as specified by Transmit state machine (“TSM”) 346, frames following the loop path, or steered frames exiting the fabric via TBUF 70A.
  • [0124]
    TSM 346 chooses the data to be sent to the link transmitter, and enforces all fibre Channel rules for transmission. TSM 346 receives requests to transmit from loop state machine 320, TBUF 70A (shown as TARB request 346A) and from various other IOP 66 functions via control registers 326 (shown as IBUF Request 345A). TSM 346 also handles all credit management functions, so that Fibre Channel connectionless frames are transmitted only when there is link credit to do so.
  • [0125]
    Loop state machine (“LPSM”) 320 controls transmit and receive functions when GL_Port is in a loop mode. LPSM 320 operates to support loop functions as specified by FC-AL-2.
  • [0126]
    IOP buffer (“IBUF”) 345 provides IOP 66 the means for transmitting frames for special purposes.
  • [0127]
    Frame multiplexer (“Frame Mux” or “Mux”) 336 chooses the frame source, while logic (TX spoof 334) converts D_ID and S_ID from public to private addresses. Frame Mux 336 receives input from Tx Spoof module 334, TBUF tags 333, and Mux 335 to select a frame source for transmission.
  • [0128]
    EF (external proprietary format) module 338 encodes proprietary (i.e. non-standard) format frames to standard Fibre Channel 8B codes and CRC module 337 generates CRC data for the outgoing frames.
  • [0129]
    Modules 340-343 put a selected transmission source into proper format for transmission on an output link 344. Parity 340 checks for parity errors, when frames are encoded from 8B to 10B by encoder 341, marking frames “invalid”, according to Fibre Channel rules, if there was a parity error. Phase FIFO 342A receives frames from encode module 341 and the frame is selected by Mux 342 and passed to SERDES 343. SERDES 343 converts parallel transmission data to serial before passing the data to the link media. SERDES 343 may be internal or external to ASIC 20.
  • [0130]
    Common Segment of GL Port:
  • [0131]
    As discussed above, ASIC 20 include common segment 311 comprising of various modules. LPSM 320 has been described above and controls the general behavior of TPORT 312 and RPORT 310.
  • [0132]
    A loop look up table (“LLUT”) 322 and an address look up table system (“ALUT”) 323 is used for private loop proxy addressing and hard zoning managed by firmware.
  • [0133]
    Common segment 311 also includes control register 326 that controls bits associated with a GL_Port, status register 324 that contains status bits that can be used to trigger interrupts, and interrupt mask register 325 that contains masks to determine the status bits that will generate an interrupt to IOP 66. Common segment 311 also includes AL control and status register 328 and statistics register 327 that provide accounting information for FC management information base (“MIB”).
  • [0134]
    Output from status register 324 may be used to generate a Fp Peek function. This allows a status register 324 bit to be viewed and sent to the CPORT.
  • [0135]
    Output from control register 326, statistics register 327 and register 328 (as well as 328A for an X_Port, shown in FIG. 4) is sent to Mux 329 that generates an output signal (FP Port Reg Out).
  • [0136]
    Output from Interrupt register 325 and status register 324 is sent to logic 335 to generate a port interrupt signal (FP Port Interrupt).
  • [0137]
    BIST module 321 is used for conducting embedded memory testing.
  • [0138]
    XG Port
  • [0139]
    FIGS. 4A-4B (referred to as FIG. 4) show a block diagram of a 10G Fibre Channel port control module (XG FPORT) 400 used in ASIC 20. Various components of XG FPORT 400 are similar to GL port control module 300 that are described above. For example, RPORT 310 and 310A, Common Port 311 and 311A, and TPORT 312 and 312A have common modules as shown in FIGS. 3 and 4 with similar functionality.
  • [0140]
    RPORT 310A can receive frames from links (or lanes) 301A-301D and transmit frames to lanes 344A-344D. Each link has a SERDES (302A-302D), a de-skew module, a decode module (303B-303E) and parity module (304A-304D). Each lane also has a smoothing FIFO (SMF) module 305A-305D that performs smoothing functions to accommodate clock frequency variations. Parity errors are checked by module 403, while CRC errors are checked by module 404.
  • [0141]
    RPORT 310A uses a virtual lane (“VL”) cache 402 that stores plural vector values that are used for virtual lane assignment. In one aspect of the present invention, VL Cache 402 may have 32 entries and two vectors per entry. IOP 66 is able to read or write VL cache 402 entries during frame traffic. State machine 401 controls credit that is received. On the transmit side, credit state machine 347 controls frame transmission based on credit availability. State machine 347 interfaces with credit counters 328A.
  • [0142]
    Also on the transmit side, modules 340-343 are used for each lane 344A-344D, i.e., each lane can have its own module 340-343. Parity module 340 checks for parity errors and encode module 341 encodes 8-bit data to 10 bit data. Mux 342B sends the 10-bit data to a smoothing (“TxSMF”) module 342 that handles clock variation on the transmit side. SERDES 343 then sends the data out to the link.
  • [0143]
    LUN BASED HARD ZONING:
  • [0144]
    In one aspect of the present invention, filtering FCP_CMND messages enforces LUN based hard zoning. A Fibre Channel switch port checks the LUN field in the payload of a FCP_CMND Fibre Channel frame against a list of LUNs that are allowed for a particular source of the frame. This hard zoning is enforced on a frame-by-frame basis. The switch port attached to the destination of the frame performs the check. FCP_CMND frames are forwarded to the attached port only if the LUN in the frame is an allowed LUN for that source port. Hence, unauthorized SCSI initiator ports are unable to perform any SCSI based operations with the zoned target port because the FCP_CMND messages are filtered.
  • [0145]
    Fiber Channel header fields identify FCP_CMND frames as follows:
  • [0146]
    “Type”—SCSI frames have the “Type” field equal to 8 per the FC_FS standard.
  • [0147]
    “R_CTL”: The upper 4 bits of this field are 0 (Device Data frame) and the lower 4 bits are 6 (which indicates that it is an “Unsolicited Command”, per the FC-FS and FC-FCP-2 standard.
  • [0148]
    FIGS. 5A-5B (collectively referred to herein as FIG. 5) show system 323 according to one aspect of the present invention for LUN based hard zoning.
  • [0149]
    Each time an FC_CMND frame arrives from a switch port, the S_ID 501 is compared to ALUT 323A entries (502) by compare module 500. The compare process may be performed using associative memory hardware (not shown), or by any other lookup method, for example, hashing.
  • [0150]
    ALUT 323A and LUN bit table 508 values are used to check FCP_CMND frames. To illustrate the adaptive aspects of the present invention, the following fields are used to enforce LUN based hard zoning:
  • [0151]
    ALUT 323A Fields:
  • [0152]
    The following fields may be used for LUN zoning, according to one aspect of the present invention:
  • [0153]
    Domain: This is an 8-bit field that is compared with bits 16-23 of the S_ID 501, if enabled.
  • [0154]
    Area: This is an 8-bit field that is compared to the bits 8-15 of the frame S_ID 501, if enabled.
  • [0155]
    Port: This is an 8-bit field that is compared to bits 0-7 of the frame S_ID 501, if enabled.
  • [0156]
    A compare mask (a 2 bit field) controls how compare module 500 performs the comparison. The following bit values determine what values of S_ID 501 are compared with ALUT 323A entries.
  • [0157]
    0—ALUT entry is not valid, hence, not compared
  • [0158]
    1—Compare Domain, Area, and port entries with frame S_ID, Domain, Area and Port fields
  • [0159]
    2—Compare Domain and Area entries with frame S_ID Domain and Area fields
  • [0160]
    3—Compare only Domain entry with frame S_ID Domain field
  • [0161]
    A Control Code 506 defines how LUN table address field 507 is interpreted. Control Code 506 may be a 2-bit field, defined as follows:
  • [0162]
    0—If compare matches, use LUN address field as control code, based on the following:
  • [0163]
    LUN address field=000, discard frame
  • [0164]
    LUN address field=001, do not check LUN (frame passes)
  • [0165]
    2—If compare matches, then LUN table address field is used to address the LUN bit map table (508).
  • [0166]
    LUN table address 507 is used to address a LUN table 508 entry, which contains a bit map that indicates which LUNs are acceptable. LUN table 508 is populated by LUN bit values from a frame and ALUT 323A, shown as 520 and 519, respectively in FIG. 5B. Each entry in LUN table 508 is a bit map where each bit corresponds to a particular LUN number. The total number of LUNs that are supported depends on the size of the bit map.
  • [0167]
    The size of the LUN bit map table 508 may be 128 bits, so bits 16-22 of the 1st payload word is used as bits 0-6 of the LUN. With a 128-bit table, the maximum number of LUNs that can be zoned is 128.
  • [0168]
    If LUN bit map 508 is implemented as 32 bit words, then the address of the word is derived from bits 5-6 of the LUN field as the lower 2 bits of the address, and the LUN table address 507 from the matching ALUT 323A entry is derived as bits 2-n of the LUN bit map word address. Bits 0-4 of the LUN field (shown as 511, FIG. 5B) select one of the 32 bits in the word to check for a valid LUN (using Multiplexer (“Mux”) 510).
  • [0169]
    In one aspect, a part of the 64 bit LUN field in the FCP_CMND frame may be limited to the first level LUN, which is located within bits 16-31 of the 1st word of the FCP_CMND frame payload (per standard SAM-2). If 128 bits are used for LUN table 508 entries, then LUN values between 0 to 127 can be checked.
  • [0170]
    As shown in FIG. 5B, LUN table value 509 and LUN bit 0:4 are sent to gate 512 via Mux 510. Gate 512 receives the first bit of control code 506 and the output from Mux 510. The output of gate 512 is sent to gate 513 that receive two other inputs, a value based on if the control code 06 is equal to 0 and LUN table address 509 is equal to 1, and a value to showing if the R_CTL field is not equal to 1. Output 516 from gate 513 is sent to gate 514 that generates a valid frame 517 based on ALUT hit signal 503, signal 503A and output 516.
  • [0171]
    Gate 515 receives an input via gate 516A (that receives 503 and 504), Gate 515 also receives an input when the control code 50 is equal to 0 and LUN table address 509 is equal to 0. Based on the two inputs, gate 515 generates a “toss frame” signal 518.
  • [0172]
    It is noteworthy that the present invention is not limited to any particular logic layout, other logic combination may be used to implement the adaptive aspects of the present invention.
  • [0173]
    The following is the outcome of S_ID 501 comparison to ALUT 323A entries 502;
  • [0174]
    If no ALUT 323A entries match an FCP_CMND frame, the frame is rejected based on signal 518.
  • [0175]
    If multiple ALUT 323A entries match (504), the frame is rejected based on signal 518.
  • [0176]
    If there is an ALUT 323A match (503), and Control Code 506 is 0, and LUN table address field 507 is 0, then the frame is rejected (or tossed) based on signal 518 .
  • [0177]
    If there is an ALUT 323A match (503), and Control Code 506 is 0, and the LUN table address field 507 is 1, then the frame is valid for all LUNs and is transmitted (shown as signal 517).
  • [0178]
    If there is an ALUT 323A match (503), and Control Code is 2, then LUN table address field 507 Is used to address the LUN bit map. The LUN from the FCP_CMND payload word 0, bits 16-31 (number of bits used depends on size of bit map) is used to index bit map table 508.
  • [0179]
    If the bit is set, the frame is valid. If the bit is not set, the frame is rejected. If the frame is not an FCP_CMND and does not contain a LUN field then only the ALUT 323A match and Control Code 506 value equal to 2 is required for valid frame transmission.
  • [0180]
    If a frame is rejected, it could either be discarded or sent to IOP 66. A policy control code (described below) may be used to decide the disposition of frames rejected by LUN hard zoning. The switch in question may want to bring frames that fail LUN hard zoning to IOP 66 so that the switch can send an FCP_RESP with a “SCSI CHECK CONDITION” back to the initiator.
  • [0181]
    If a frame is valid, it is transmitted to the attached port. Since LUN 0 is valid for all SCSI devices, the bit for LUN 0 is most likely set for all LUN bit maps. This allows the “SCSI INQUIRY” command to be processed.
  • [0182]
    FIGS. 7A-7B (collectively referred to as FIG. 7) show a flow diagram for LUN based hard zoning frame processing. The process starts in step S700 when a frame is ready to be transmitted from a port. In step S701, the process compares a frame's S_ID 501 with ALUT 323A entries. This is performed by compare module 500.
  • [0183]
    In step S702, the process determines if the S_ID domain value matches with the ALUT domain values. If the values do not match, then in step S708, the process determines if all ALUT 323A entries have been compared. If all ALUT 323A entries have not been compared the, process moves to step S709 and then back to S702.
  • [0184]
    If all ALUT entries have been compared in step S708, then in step S711, the process determines if there are any ALUT 323A matches. If there are no matches, then in step S710, the process rejects the frame.
  • [0185]
    If there is a match in step S711, then the process determines in step S712 if there are multiple matches. If there are multiple matches, then the frame is rejected in step S710. If there are no multiple matches, then in step S713, the LUN is validated, as described below (FIG. 7B).
  • [0186]
    In step S703, the process determines if the Area field comparison is enabled. If the Area field is not enabled, the process moves to step S704. If enabled, then in step S707, the process determines if ALUT 323A entry matches the frame area field. If there is a match, the process moves to step S704. If there is no match, then the process moves to step S708.
  • [0187]
    In step S704, the process determines if Port field comparison is enabled. If the port field comparison is enabled, then the port field of the frame is compared to the ALUT 323A port field in step S706. If the fields do not match, the process moves to step S708. If the frame and ALUT 323A port fields match, then the process moves to step S705, where an ALUT match is confirmed and the process moves to step S708.
  • [0188]
    In step S714, the process determines if the frames R_CTL field value is equal to that of the FCP-CMD (for example 06), then in step S715, control code 506 and LUN address 507 is obtained from the matching ALUT 323A entry. If the R_CTL field of the frame is not equal to the FCP_CMND value, then in step S722, the process accepts the frame for transmission.
  • [0189]
    In step S716, the process determines if the control code 506 value is zero. If the control code 506 is zero, then in step S716A, the process determines if LUN address 507 is zero. If it is zero, then the frame is tossed in step S723.
  • [0190]
    If the LUN address 507 is 1 (i.e. not 0), as determined in step S721, then the frame is accepted in step S722.
  • [0191]
    If the LUN address 507 is not equal to 1, then the frame is rejected in step S720,
  • [0192]
    In step S717, the process determines if the control code 506 is 2. If it is, then in step S718, the LUN address from ALUT 323A is used to get the LUN bitmap and if the LUN bit for the frame LUN is set in step S719, then the frame is accepted in step S722, otherwise it is rejected in step S720.
  • [0193]
    It is noteworthy that the foregoing process is not limited to any particular code or bit value. Any value(s) may be designated to implement the foregoing process steps.
  • [0194]
    Rejected Frame Disposition:
  • [0195]
    The frames that are rejected may be disposed by a programmable policy. In one aspect of the present invention, the frame may be disposed as follows:
  • [0196]
    Class 3 frames:
  • [0197]
    Discard frame; or
  • [0198]
    Send frame to IOP 66
  • [0199]
    Class 2 frames:
  • [0200]
    Send frame to IOP 66
  • [0201]
    Send truncated frame (FC header minus CRC and EOF code) to IOP 66.
  • [0202]
    Since Class 2 frames acknowledge all data frames, the truncated frame is sent to IOP 66 so that a class 2 “F_RJT” primitive can be used to acknowledge the frame. The frame can be truncated to avoid moving the entire frame if the payload is not going to be used.
  • [0203]
    Statistics Counters/Status Registers:
  • [0204]
    In one aspect of the present invention, statistics counters 327 includes two counters for ports using LUN hard zoning:
  • [0205]
    A first counter counts the number of hard zoning violations that are detected; and
  • [0206]
    A second counter counts the number of class 3 frames that are discarded because of hard zoning violations.
  • [0207]
    It is noteworthy that an ALUT 323A entry with control code 506 value of 0 and LUN map address 507 value of 0 causes a frame to be tossed (step S720), regardless of the rejected frame policy. In this case, the statistic counters 327 are not incremented. This can be used against a denial of service attack (flooding a port with frames, and forcing the port to process them). If detected, an ALUT 323A entry can be programmed to toss the frames, avoiding any further overhead in processing or transmitting the frames. Status Register 324 bit indicates violations and tossing of different frame classes.
  • [0208]
    Modifying SCSI REPORT LUNS Reply Data (Soft LUN Zoning)
  • [0209]
    SCSI initiators use the “REPORT LUNS” command to discover LUNs on a SCSI target. If some of the LUNS reported by the reply to REPORT LUNS command are filtered by LUN hard zoning, attempts by the initiator to access these will fail causing errors to be reported. To prevent this, in one aspect of the present invention, a method is provided to intercept the reply to a REPORT LUNS command, edit the reply to remove unauthorized LUNs, and then pass it to the initiator.
  • [0210]
    Alias cache 315 allows frames to be routed depending on multiple fields in the header or payload. One of the routing choices is to send the frame to IOP 66 processor. A reply to a REPORT LUNS command is identified by matching the Fibre Channel header fields S_ID, D_ID, and OX_ID of the reply to the D_ID, S_ID, and OX_ID of the original REPORT LUNS command. To edit the reply, the REPORT LUNS commands are intercepted by IOP 66 to get the fields needed.
  • [0211]
    In one aspect of the present invention, the following procedure is used:
  • [0212]
    On all switch ports that receive FCP_CMND REPORTS LUNS commands from a SCSI initiator for the targets where LUN zoning is being applied to, alias cache 315 is set up to route REPORT LUNS commands to IOP 66, for example if:
      • R_CTL=hex 06 (FCP_CMND);
      • Type=hex 08 (SCSI FCP protocol);
      • Payload word 3, most significant byte=hex A0 (REPORTS LUNS command); and
      • then route to IOP 66.
  • [0217]
    When a REPORT LUNS command is sent to IOP 66, it checks if the destination is a target using LUN zoning. If it is, alias cache 315 for that port is programmed to route the reply frame to IOP 66, for example:
      • If R_CTL=hex 01 (FCP_DATA);
      • D_ID=S_ID of REPORTS LUNS command;
      • OX_ID=OX_ID of REPORT LUNS command; and
      • then route to IOP 66; and
      • then the trapped REPORT LUNS command is sent to its destination.
  • [0223]
    When the reply for REPORT LUNS is sent to IOP 66, IOP 66 removes the LUNs in the payload that are not authorized for the initiator. It then clears alias cache 315 entries for the reply. The edited REPORT LUNS reply is then sent to the original command initiator.
  • [0224]
    FIG. 6 shows a flow diagram for the foregoing process for modifying SCSI LUN REPORTS. The process starts in step S600 with the first port.
  • [0225]
    In step S601, alias cache 315 is set to intercept FCP REPORT LUN commands, so that the commands are routed to IOP 66. For example, if, R_CTL=hex 06
  • [0226]
    (FCP_CMND); Type=hex 08 (SCSI FCP protocol); and payload word 3, most significant byte=hex A0 (REPORTS LUNS command), then a REPORT LUN command is routed to IOP 66.
  • [0227]
    The process moves to the next port in step S602, until all the ports are set in step S603.
  • [0228]
    In step S604, the process determines if a REPORT LUN command is received. If true, then in step S605, alias cache 315 of the destination port is set to route the reply to the REPORT LUN command to IOP 66.
  • [0229]
    If a REPORT LUN command is not received in step S604, then the process determines if a reply has been received in step S606. If a reply is not received, the process goes back to step S604.
  • [0230]
    If a reply is received in step S606, then in step S607, unauthorized LUN data is removed from the reply data and the reply is sent to the destination. Thereafter, alias cache 315 entry are cleared for replies and the process moves back to step S604.
  • [0231]
    Although the present invention has been described with reference to specific embodiments, these embodiments are illustrative only and not limiting. Many other applications and embodiments of the present invention will be apparent in light of this disclosure and the following claims.

Claims (19)

  1. 1-30. (canceled)
  2. 31. A method for a switch element having a port for receiving and transmitting network information, comprising:
    (a) configuring the port for intercepting a reply to a command received from an initiator requesting information regarding a logical unit number (LUN) at a target using LUN zoning;
    wherein the port intercepts the reply to the command and routes the reply to a processor for the switch element;
    (b) editing the reply to the command; wherein the processor edits the reply to delete information regarding any LUN that the initiator is not authorized to access; and
    (c) sending the edited reply to the initiator without the deleted unauthorized LUN information in step (b).
  3. 32. The method of claim 31, wherein the command is a REPORT LUN command used for discovering a LUN on a small computer systems interface (SCSI) storage device.
  4. 33. The method of claim 31, wherein an alias cache for the port is configured to identify the reply to the command which is routed to the processor if the target uses LUN zoning.
  5. 34. The method of claim 33, wherein after the edited reply is sent to the initiator, the processor clears the alias cache entries associated with the reply.
  6. 35. The method of claim 31, wherein the port identifies the reply to the command by matching one or more fields in the reply with one or more fields of the command.
  7. 36. The method of claim 31, wherein the port is configured to route the command to the processor.
  8. 37. The method of claim 36, wherein based on the fields in the command, the processor determines if the target is using LUN zoning and configures the port to automatically route the reply to the command to the processor for editing.
  9. 38. A method for a switch element having a port for receiving and transmitting information, comprising:
    (a) configuring the port for intercepting a reply to a command received from an initiator requesting information regarding a logical unit number (LUN) at a target using LUN zoning;
    wherein the port identifies the reply to the command by matching one or more fields in the reply with one or more fields of the command and routes the reply to a processor for the switch element; and
    wherein the port also routes the command to the processor and the processor determines if the target is using LUN zoning and configures the port to automatically route the reply to the command to the processor;
    (b) editing the reply to the command; wherein the processor edits the reply to delete information regarding any LUN that the initiator is not authorized to access; and
    (c) sending the edited reply to the initiator without the deleted unauthorized LUN information in step (b).
  10. 39. The method of claim 38, wherein the command is a REPORT LUN command used for discovering a LUN on a small computer systems interface (SCSI) storage device.
  11. 40. The method of claim 38, wherein an alias cache for the port is configured to identity the reply to the command, which is routed to the processor if the target uses LUN zoning.
  12. 41. The method of claim 40, wherein after the edited reply is sent to the initiator, the processor clears the alias cache entries associated with the reply.
  13. 42. A switch element tor receiving and transmitting information, comprising:
    (a) a port for receiving and transmitting the information; wherein the port is configured to intercept a reply to a command received from an initiator requesting information regarding a logical unit number (LUN) at a target using LUN zoning;
    wherein after the port intercepts the reply to the command, the port routes the reply to a processor for the switch element; and
    wherein the processor edits the reply to delete information regarding any LUN that the initiator is not authorized to access; and the port sends the edited reply to the initiator without the deleted unauthorized LUN information.
  14. 43. The switch element of claim 42, wherein the command is a REPORT LUN command used for discovering a LUN on a small computer systems interface (SCSI) storage device.
  15. 44. The switch element of claim 42, wherein the port includes an alias cache that is configured to identify the reply to the command.
  16. 45. The switch element of claim 44, wherein after the edited reply is sent to the initiator, the processor clears the alias cache entries associated with the reply.
  17. 46. The switch element of claim 42, wherein the port identifies the reply to the command by matching one or more fields in the reply with one or more fields of the command.
  18. 47. The switch element of claim 42, wherein the port routes the command to the processor.
  19. 48. The method of claim 47, wherein based on the fields in the command, the processor determines if the target is using LUN zoning and configures the port to automatically route the reply to the command to the processor for editing.
US12259197 2003-07-21 2008-10-27 Lun based hard zoning in fibre channel switches Abandoned US20090168772A1 (en)

Priority Applications (21)

Application Number Priority Date Filing Date Title
US48875703 true 2003-07-21 2003-07-21
US49521203 true 2003-08-14 2003-08-14
US49516503 true 2003-08-14 2003-08-14
US50381203 true 2003-09-19 2003-09-19
US50403803 true 2003-09-19 2003-09-19
US50495003 true 2003-09-19 2003-09-19
US50380903 true 2003-09-19 2003-09-19
US50538103 true 2003-09-23 2003-09-23
US50507503 true 2003-09-23 2003-09-23
US50519503 true 2003-09-23 2003-09-23
US53296703 true 2003-12-29 2003-12-29
US53296303 true 2003-12-29 2003-12-29
US53296503 true 2003-12-29 2003-12-29
US53296603 true 2003-12-29 2003-12-29
US53793304 true 2004-01-21 2004-01-21
US55025004 true 2004-03-04 2004-03-04
US55761304 true 2004-03-30 2004-03-30
US56943604 true 2004-05-07 2004-05-07
US57219704 true 2004-05-18 2004-05-18
US10894492 US7466700B2 (en) 2003-07-21 2004-07-20 LUN based hard zoning in fibre channel switches
US12259197 US20090168772A1 (en) 2003-07-21 2008-10-27 Lun based hard zoning in fibre channel switches

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12259197 US20090168772A1 (en) 2003-07-21 2008-10-27 Lun based hard zoning in fibre channel switches

Publications (1)

Publication Number Publication Date
US20090168772A1 true true US20090168772A1 (en) 2009-07-02

Family

ID=34084965

Family Applications (2)

Application Number Title Priority Date Filing Date
US10894492 Active 2026-02-26 US7466700B2 (en) 2003-07-21 2004-07-20 LUN based hard zoning in fibre channel switches
US12259197 Abandoned US20090168772A1 (en) 2003-07-21 2008-10-27 Lun based hard zoning in fibre channel switches

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10894492 Active 2026-02-26 US7466700B2 (en) 2003-07-21 2004-07-20 LUN based hard zoning in fibre channel switches

Country Status (1)

Country Link
US (2) US7466700B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017023271A1 (en) * 2015-07-31 2017-02-09 Hewlett Packard Enterprise Development Lp Disk array having controller to allocate ports

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7366194B2 (en) 2001-04-18 2008-04-29 Brocade Communications Systems, Inc. Fibre channel zoning by logical unit number in hardware
US7397768B1 (en) 2002-09-11 2008-07-08 Qlogic, Corporation Zone management in a multi-module fibre channel switch
US7352740B2 (en) * 2003-04-29 2008-04-01 Brocade Communciations Systems, Inc. Extent-based fibre channel zoning in hardware
US7646767B2 (en) * 2003-07-21 2010-01-12 Qlogic, Corporation Method and system for programmable data dependant network routing
US7684401B2 (en) 2003-07-21 2010-03-23 Qlogic, Corporation Method and system for using extended fabric features with fibre channel switch elements
US7447224B2 (en) * 2003-07-21 2008-11-04 Qlogic, Corporation Method and system for routing fibre channel frames
US7477655B2 (en) 2003-07-21 2009-01-13 Qlogic, Corporation Method and system for power control of fibre channel switches
US7792115B2 (en) 2003-07-21 2010-09-07 Qlogic, Corporation Method and system for routing and filtering network data packets in fibre channel systems
US7430175B2 (en) 2003-07-21 2008-09-30 Qlogic, Corporation Method and system for managing traffic in fibre channel systems
US7406092B2 (en) 2003-07-21 2008-07-29 Qlogic, Corporation Programmable pseudo virtual lanes for fibre channel systems
US7894348B2 (en) 2003-07-21 2011-02-22 Qlogic, Corporation Method and system for congestion control in a fibre channel switch
US7420982B2 (en) 2003-07-21 2008-09-02 Qlogic, Corporation Method and system for keeping a fibre channel arbitrated loop open during frame gaps
US7525983B2 (en) * 2003-07-21 2009-04-28 Qlogic, Corporation Method and system for selecting virtual lanes in fibre channel switches
US7430203B2 (en) * 2004-01-29 2008-09-30 Brocade Communications Systems, Inc. Fibre channel zoning hardware for directing a data packet to an external processing device
US7930377B2 (en) 2004-04-23 2011-04-19 Qlogic, Corporation Method and system for using boot servers in networks
US7796627B2 (en) * 2004-08-12 2010-09-14 Broadcom Corporation Apparatus and system for coupling and decoupling initiator devices to a network using an arbitrated loop without disrupting the network
US8295299B2 (en) 2004-10-01 2012-10-23 Qlogic, Corporation High speed fibre channel switch element
US7519058B2 (en) * 2005-01-18 2009-04-14 Qlogic, Corporation Address translation in fibre channel switches
US7840755B2 (en) * 2005-05-24 2010-11-23 Lsi Corporation Methods and systems for automatically identifying a modification to a storage array
US7770208B2 (en) 2006-03-28 2010-08-03 International Business Machines Corporation Computer-implemented method, apparatus, and computer program product for securing node port access in a switched-fabric storage area network
US7769842B2 (en) * 2006-08-08 2010-08-03 Endl Texas, Llc Storage management unit to configure zoning, LUN masking, access controls, or other storage area network parameters
US20090234959A1 (en) * 2008-03-17 2009-09-17 Brocade Communications Systems, Inc. Proxying multiple initiators as a virtual initiator using identifier ranges
US9335942B2 (en) * 2012-04-18 2016-05-10 Avago Technologies General IP (Technologies) Pte. Ltd. Methods and structure for LUN masking in a switching device
US8989191B1 (en) * 2012-11-15 2015-03-24 Qlogic, Corporation Systems and methods for hard zoning in networks

Citations (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5638518A (en) * 1994-10-24 1997-06-10 Lsi Logic Corporation Node loop core for implementing transmission protocol in fibre channel
US5687387A (en) * 1994-08-26 1997-11-11 Packard Bell Nec Enhanced active port replicator having expansion and upgrade capabilities
US5751710A (en) * 1996-06-11 1998-05-12 Cisco Technology, Inc. Technique for connecting cards of a distributed network switch
US6148421A (en) * 1997-05-30 2000-11-14 Crossroads Systems, Inc. Error detection and recovery for sequential access devices in a fibre channel protocol
US6339813B1 (en) * 2000-01-07 2002-01-15 International Business Machines Corporation Memory system for permitting simultaneous processor access to a cache line and sub-cache line sectors fill and writeback to a system memory
US6421711B1 (en) * 1998-06-29 2002-07-16 Emc Corporation Virtual ports for data transferring of a data storage system
US20020124102A1 (en) * 2001-03-01 2002-09-05 International Business Machines Corporation Non-zero credit management to avoid message loss
US20030037159A1 (en) * 2001-08-06 2003-02-20 Yongdong Zhao Timer rollover handling mechanism for traffic policing
US20030152076A1 (en) * 2001-09-19 2003-08-14 Barry Lee Vertical instruction and data processing in a network processor architecture
US20030179748A1 (en) * 2000-06-05 2003-09-25 George William R. Hardware-enforced loop-level hard zoning for fibre channel switch fabric
US20030191883A1 (en) * 2002-04-05 2003-10-09 Sycamore Networks, Inc. Interface for upgrading serial backplane application from ethernet to gigabit ethernet
US20040027989A1 (en) * 2002-07-29 2004-02-12 Brocade Communications Systems, Inc. Cascade credit sharing for fibre channel links
US6700877B1 (en) * 1997-08-05 2004-03-02 Siemens Aktiengesellschaft Method and bus system for automatic address allocation
US20040153863A1 (en) * 2002-09-16 2004-08-05 Finisar Corporation Network analysis omniscent loop state machine
US20050099970A1 (en) * 2003-11-06 2005-05-12 Halliday David J. Method and apparatus for mapping TDM payload data
US6968463B2 (en) * 2001-01-17 2005-11-22 Hewlett-Packard Development Company, L.P. System for controlling access to resources in a storage area network
US6983342B2 (en) * 2002-10-08 2006-01-03 Lsi Logic Corporation High speed OC-768 configurable link layer chip
US7039870B2 (en) * 2001-11-07 2006-05-02 Hitachi, Ltd. Method for connecting computer systems
US7151778B2 (en) * 2001-04-18 2006-12-19 Brocade Communications Systems, Inc. Frame filtering of fibre channel packets
US7194538B1 (en) * 2002-06-04 2007-03-20 Veritas Operating Corporation Storage area network (SAN) management system for discovering SAN components using a SAN management server
US7239641B1 (en) * 2001-04-24 2007-07-03 Brocade Communications Systems, Inc. Quality of service using virtual channel translation
US7266286B2 (en) * 1998-04-06 2007-09-04 Sony Corporation Editing system and method and distribution medium
US7310389B2 (en) * 2002-03-14 2007-12-18 Syntle Sys Research, Inc Method and apparatus for determining the errors of a multi-valued data signal that are outside the limits of an eye mask
US7319669B1 (en) * 2002-11-22 2008-01-15 Qlogic, Corporation Method and system for controlling packet flow in networks
US7334046B1 (en) * 2002-08-05 2008-02-19 Qlogic, Corporation System and method for optimizing frame routing in a network
US7352701B1 (en) * 2003-09-19 2008-04-01 Qlogic, Corporation Buffer to buffer credit recovery for in-line fibre channel credit extension devices
US7406092B2 (en) * 2003-07-21 2008-07-29 Qlogic, Corporation Programmable pseudo virtual lanes for fibre channel systems
US7424533B1 (en) * 2003-05-23 2008-09-09 Cisco Technology, Inc. Method and apparatus for role-based access control
US7492780B1 (en) * 2005-02-25 2009-02-17 Xilinx, Inc. Method and apparatus for detecting timeout for packets transmitted in a packet-switched point-to-point communication architecture

Family Cites Families (165)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4162375A (en) 1972-03-23 1979-07-24 Siemens Aktiengesellschaft Time-divison multiplex switching network with spatial switching stages
US4081612A (en) 1975-07-31 1978-03-28 Hasler Ag Method for building-up of routing addresses in a digital telecommunication network
US4200929A (en) 1978-01-23 1980-04-29 Davidjuk Alexandr D Input device for delivery of data from digital transmitters
US4258418A (en) 1978-12-28 1981-03-24 International Business Machines Corporation Variable capacity data buffer system
US4344132B1 (en) 1979-12-14 1984-03-27
GB2074815B (en) 1980-04-24 1984-06-27 Plessey Co Ltd Telecommunications switching network using digital switching modules
US4382159A (en) 1981-05-29 1983-05-03 Bowditch Robert S Blow actuated microphone
US4546468A (en) 1982-09-13 1985-10-08 At&T Bell Laboratories Switching network control circuit
US4569043A (en) 1983-06-22 1986-02-04 Gte Automatic Electric Inc. Arrangement for interfacing the space stage to the time stages of a T-S-T digital switching system
US4691296A (en) 1984-11-16 1987-09-01 Allen-Bradley Company, Inc. Method and apparatus for exchanging multiple data bytes with an I/O module in a single scan.
DE3586796T2 (en) 1984-12-03 1993-05-13 Univ Western Australia Protocol for queue.
US4716561A (en) 1985-08-26 1987-12-29 American Telephone And Telegraph Company, At&T Bell Laboratories Digital transmission including add/drop module
US4725835A (en) 1985-09-13 1988-02-16 T-Bar Incorporated Time multiplexed bus matrix switching system
US4860193A (en) 1986-05-22 1989-08-22 International Business Machines Corporation System for efficiently transferring data between a high speed channel and a low speed I/O device
US5025370A (en) 1986-09-02 1991-06-18 Koegel Robert J Circuit for preventing lock-out of high priority requests to a system controller
US4821034A (en) 1987-02-06 1989-04-11 Ancor Communications, Inc. Digital exchange switch element and network
US4805107A (en) 1987-04-15 1989-02-14 Allied-Signal Inc. Task scheduler for a fault tolerant multiple node processing system
US5144622A (en) 1988-02-15 1992-09-01 Hitachi, Ltd. Network system
JP2753294B2 (en) 1988-12-23 1998-05-18 株式会社日立製作所 Packet congestion control method and a packet switching device
US5115430A (en) 1990-09-24 1992-05-19 At&T Bell Laboratories Fair access of multi-priority traffic to distributed-queue dual-bus networks
US5260935A (en) 1991-03-01 1993-11-09 Washington University Data packet resequencer for a high speed data switch
US5260933A (en) 1992-05-15 1993-11-09 International Business Machines Corporation Acknowledgement protocol for serial data network with out-of-order delivery
US5390173A (en) 1992-10-22 1995-02-14 Digital Equipment Corporation Packet format in hub for packet data communications system
US5367520A (en) 1992-11-25 1994-11-22 Bell Communcations Research, Inc. Method and system for routing cells in an ATM switch
US5528583A (en) 1993-05-26 1996-06-18 The Trustees Of Columbia University In The City Of New York Method and apparatus for supporting mobile communications in mobile communications networks
US5568165A (en) 1993-10-22 1996-10-22 Auravision Corporation Video processing technique using multi-buffer video memory
GB9401092D0 (en) 1994-01-21 1994-03-16 Newbridge Networks Corp A network management system
US5784358A (en) 1994-03-09 1998-07-21 Oxford Brookes University Broadband switching network with automatic bandwidth allocation in response to data cell detection
US5537400A (en) 1994-04-15 1996-07-16 Dsc Communications Corporation Buffered crosspoint matrix for an asynchronous transfer mode switch and method of operation
US6229822B1 (en) 1996-10-24 2001-05-08 Newbridge Networks Corporation Communications system for receiving and transmitting data cells
GB9408574D0 (en) 1994-04-29 1994-06-22 Newbridge Networks Corp Atm switching system
US5677909A (en) 1994-05-11 1997-10-14 Spectrix Corporation Apparatus for exchanging data between a central station and a plurality of wireless remote stations on a time divided commnication channel
US6134127A (en) 1994-05-18 2000-10-17 Hamilton Sunstrand Corporation PWM harmonic control
US5594672A (en) 1994-05-20 1997-01-14 Micro Energetics Corporation Peripheral power saver
WO1996003824A1 (en) 1994-07-25 1996-02-08 Curtin University Of Technology Switching protocol providing controlled access to available asynchronous network service
EP0700229B1 (en) 1994-08-22 2006-06-28 Fujitsu Limited Connectionless communications system, test method, and intra-station control system
US5521913A (en) * 1994-09-12 1996-05-28 Amber Wave Systems, Inc. Distributed processing ethernet switch with adaptive cut-through switching
US5598541A (en) 1994-10-24 1997-01-28 Lsi Logic Corporation Node loop port communication interface super core for fibre channel
KR0132944B1 (en) 1994-12-23 1998-04-21 양승택 Data exchanging apparatus
US5687172A (en) 1994-12-30 1997-11-11 Lucent Technologies Inc. Terabit per second distribution network
EP0732659B1 (en) 1995-03-17 2001-08-08 LSI Logic Corporation Controlling (n+i) I/O channels with (n) data managers in a homogeneous software programming environment
US5748612A (en) 1995-08-10 1998-05-05 Mcdata Corporation Method and apparatus for implementing virtual circuits in a fibre channel system
US5768533A (en) 1995-09-01 1998-06-16 National Semiconductor Corporation Video coding using segmented frames and retransmission to overcome channel errors
US5666483A (en) 1995-09-22 1997-09-09 Honeywell Inc. Redundant processing system architecture
US5764927A (en) 1995-09-29 1998-06-09 Allen Bradley Company, Inc. Backplane data transfer technique for industrial automation controllers
US6047323A (en) 1995-10-19 2000-04-04 Hewlett-Packard Company Creation and migration of distributed streams in clusters of networked computers
US5828475A (en) 1995-10-25 1998-10-27 Mcdata Corporation Bypass switching and messaging mechanism for providing intermix data transfer for a fiber optic switch using a bypass bus and buffer
US5610745A (en) 1995-10-26 1997-03-11 Hewlett-Packard Co. Method and apparatus for tracking buffer availability
JPH09247176A (en) 1996-03-11 1997-09-19 Hitachi Ltd Asynchronous transfer mode exchange system
US5790545A (en) 1996-03-14 1998-08-04 Motorola Inc. Efficient output-request packet switch and method
US5822300A (en) 1996-04-02 1998-10-13 Compaq Computer Corporation Congestion management scheme
US5768271A (en) 1996-04-12 1998-06-16 Alcatel Data Networks Inc. Virtual private network
US5732206A (en) 1996-07-23 1998-03-24 International Business Machines Corporation Method, apparatus and program product for disruptive recovery in a data processing system
US5894481A (en) 1996-09-11 1999-04-13 Mcdata Corporation Fiber channel switch employing distributed queuing
US6031842A (en) 1996-09-11 2000-02-29 Mcdata Corporation Low latency shared memory switch architecture
US5835752A (en) 1996-10-18 1998-11-10 Samsung Electronics Co. Ltd. PCI interface synchronization
US5850386A (en) 1996-11-01 1998-12-15 Wandel & Goltermann Technologies, Inc. Protocol analyzer for monitoring digital transmission networks
US6418477B1 (en) 1996-11-15 2002-07-09 Philips Electronics North America Corporation Communication network
US6128292A (en) 1996-12-05 2000-10-03 Electronics And Telecommunications Research Institute Packet switching apparatus with multi-channel and multi-cast switching functions and packet switching system using the same
US6011779A (en) 1996-12-30 2000-01-04 Hyundai Electronics America ATM switch queuing system
US5978379A (en) 1997-01-23 1999-11-02 Gadzoox Networks, Inc. Fiber channel learning bridge, learning half bridge, and protocol
US6014383A (en) 1997-02-10 2000-01-11 Compaq Computer Corporation System and method for controlling multiple initiators in a fibre channel environment
US5954796A (en) 1997-02-11 1999-09-21 Compaq Computer Corporation System and method for automatically and dynamically changing an address associated with a device disposed in a fire channel environment
US6118776A (en) 1997-02-18 2000-09-12 Vixel Corporation Methods and apparatus for fiber channel interconnection of private loop devices
US6185203B1 (en) 1997-02-18 2001-02-06 Vixel Corporation Fibre channel switching fabric
US6160813A (en) 1997-03-21 2000-12-12 Brocade Communications Systems, Inc. Fibre channel switching system and method
US5825748A (en) 1997-04-08 1998-10-20 International Business Machines Corporation Credit-based flow control checking and correction system
US6286011B1 (en) 1997-04-30 2001-09-04 Bellsouth Corporation System and method for recording transactions using a chronological list superimposed on an indexed list
US5987028A (en) 1997-05-12 1999-11-16 Industrial Technology Research Insitute Multiple channel ATM switch
US6108738A (en) 1997-06-10 2000-08-22 Vlsi Technology, Inc. Multi-master PCI bus system within a single integrated circuit
US6081512A (en) 1997-06-30 2000-06-27 Sun Microsystems, Inc. Spanning tree support in a high performance network device
KR100259841B1 (en) 1997-07-31 2000-06-15 윤종용 A hot plug of pci bus using single chip
US5790840A (en) 1997-08-15 1998-08-04 International Business Machines Corporation Timestamp systems, methods and computer program products for data processing system
JP3159144B2 (en) * 1997-09-16 2001-04-23 日本電気株式会社 Transmission and reception circuit
US6144668A (en) 1997-11-26 2000-11-07 International Business Machines Corporation Simultaneous cut through and store-and-forward frame support in a network device
JP4076724B2 (en) 1998-02-24 2008-04-16 シーゲイト テクノロジー エルエルシー Retention of the loop fairness with dynamic half-duplex
US5974547A (en) 1998-03-20 1999-10-26 3Com Corporation Technique for reliable network booting of an operating system to a client computer
US6108778A (en) 1998-04-07 2000-08-22 Micron Technology, Inc. Device for blocking bus transactions during reset
US6252891B1 (en) 1998-04-09 2001-06-26 Spirent Communications, Inc. System and method to insert timestamp information in a protocol neutral manner
US6324181B1 (en) 1998-04-16 2001-11-27 3Com Corporation Fibre channel switched arbitrated loop
US6151644A (en) 1998-04-17 2000-11-21 I-Cube, Inc. Dynamically configurable buffer for a computer network
US6570850B1 (en) * 1998-04-23 2003-05-27 Giganet, Inc. System and method for regulating message flow in a digital data network
US6101166A (en) 1998-05-01 2000-08-08 Emulex Corporation Automatic loop segment failure isolation
US5936442A (en) 1998-05-01 1999-08-10 Kye Systems Corp. Power shut-off and recovery circuit for data communication devices
US6188668B1 (en) 1998-05-01 2001-02-13 Emulex Corporation Automatic isolation in loops
US6046979A (en) 1998-05-04 2000-04-04 Cabletron Systems, Inc. Method and apparatus for controlling the flow of variable-length packets through a multiport switch
US6411599B1 (en) 1998-05-29 2002-06-25 International Business Machines Corporation Fault tolerant switching architecture
US6330236B1 (en) 1998-06-11 2001-12-11 Synchrodyne Networks, Inc. Packet switching method with time-based routing
US6353612B1 (en) 1998-06-19 2002-03-05 Brocade Communications Systems, Inc. Probing device
US6434115B1 (en) 1998-07-02 2002-08-13 Pluris, Inc. System and method for switching packets in a network
US6335932B2 (en) 1998-07-08 2002-01-01 Broadcom Corporation High performance self balancing low cost network switching architecture based on distributed hierarchical shared memory
US6401128B1 (en) 1998-08-07 2002-06-04 Brocade Communiations Systems, Inc. System and method for sending and receiving frames between a public device and a private device
US6209089B1 (en) 1998-08-12 2001-03-27 Microsoft Corporation Correcting for changed client machine hardware using a server-based operating system
US6301612B1 (en) 1998-08-12 2001-10-09 Microsoft Corporation Establishing one computer as a replacement for another computer
US6597691B1 (en) * 1998-09-01 2003-07-22 Ancor Communications, Inc. High performance switching
US6158014A (en) 1998-12-02 2000-12-05 Emulex Corporation Automatic detection of 8B/10B data rates
US6747984B1 (en) * 1998-12-18 2004-06-08 Lsi Logic Corporation Method and apparatus for transmitting Data
US6308220B1 (en) 1999-01-29 2001-10-23 Neomagic Corp. Circulating parallel-search engine with random inputs for network routing table stored in a wide embedded DRAM
US6424658B1 (en) 1999-01-29 2002-07-23 Neomagic Corp. Store-and-forward network switch using an embedded DRAM
US6230276B1 (en) 1999-02-01 2001-05-08 Douglas T Hayden Energy conserving measurement system under software control and method for battery powered products
US6370605B1 (en) 1999-03-04 2002-04-09 Sun Microsystems, Inc. Switch based scalable performance storage architecture
US6404749B1 (en) 1999-03-08 2002-06-11 Trw Inc. Method for providing connectionless data services over a connection-oriented satellite network
DE60028120D1 (en) * 1999-05-06 2006-06-29 Sony Corp Data processing method and apparatus, data reproducing method and apparatus, data recording media
US6625157B2 (en) * 1999-05-20 2003-09-23 Advanced Micro Devices, Inc. Apparatus and method in a network switch port for transferring data between buffer memory and transmit and receive state machines according to a prescribed interface protocol
JP3403971B2 (en) * 1999-06-02 2003-05-06 富士通株式会社 Packet transfer device
US6697359B1 (en) * 1999-07-02 2004-02-24 Ancor Communications, Inc. High performance switch fabric element and switch systems
US6906998B1 (en) * 1999-08-13 2005-06-14 Nortel Networks Limited Switching device interfaces
US6343324B1 (en) 1999-09-13 2002-01-29 International Business Machines Corporation Method and system for controlling access share storage devices in a network environment by configuring host-to-volume mapping data structures in the controller memory for granting and denying access to the devices
US7010607B1 (en) * 1999-09-15 2006-03-07 Hewlett-Packard Development Company, L.P. Method for training a communication link between ports to correct for errors
US6859435B1 (en) * 1999-10-13 2005-02-22 Lucent Technologies Inc. Prevention of deadlocks and livelocks in lossless, backpressured packet networks
CA2392603C (en) * 1999-12-10 2010-06-22 Qlogic Switch Products, Inc. Fibre channel credit extender and repeater
US6925562B2 (en) * 1999-12-17 2005-08-02 International Business Machines Corporation Scheme for blocking the use of lost or stolen network-connectable computer systems
US6684209B1 (en) * 2000-01-14 2004-01-27 Hitachi, Ltd. Security method and system for storage subsystem
US20030046396A1 (en) * 2000-03-03 2003-03-06 Richter Roger K. Systems and methods for managing resource utilization in information management environments
US6718497B1 (en) * 2000-04-21 2004-04-06 Apple Computer, Inc. Method and apparatus for generating jitter test patterns on a high performance serial bus
US6865157B1 (en) * 2000-05-26 2005-03-08 Emc Corporation Fault tolerant shared system resource with communications passthrough providing high availability communications
US7068651B2 (en) * 2000-06-02 2006-06-27 Computer Network Technology Corporation Fibre channel address adaptor having data buffer extension and address mapping in a fibre channel switch
US6697914B1 (en) * 2000-09-11 2004-02-24 Western Digital Ventures, Inc. Switched node comprising a disk controller with integrated multi-port switching circuitry
US6697368B2 (en) * 2000-11-17 2004-02-24 Foundry Networks, Inc. High-performance network switch
US7002926B1 (en) * 2000-11-30 2006-02-21 Western Digital Ventures, Inc. Isochronous switched fabric network
KR20040008124A (en) * 2001-01-31 2004-01-28 인터내셔널 비지네스 머신즈 코포레이션 Providing control information to a management processor of a communications switch
US7190667B2 (en) * 2001-04-26 2007-03-13 Intel Corporation Link level packet flow control mechanism
US7000025B1 (en) * 2001-05-07 2006-02-14 Adaptec, Inc. Methods for congestion mitigation in infiniband
US7042842B2 (en) * 2001-06-13 2006-05-09 Computer Network Technology Corporation Fiber channel switch
US6876656B2 (en) * 2001-06-15 2005-04-05 Broadcom Corporation Switch assisted frame aliasing for storage virtualization
US7200108B2 (en) * 2001-06-29 2007-04-03 International Business Machines Corporation Method and apparatus for recovery from faults in a loop network
US20030026267A1 (en) * 2001-07-31 2003-02-06 Oberman Stuart F. Virtual channels in a network switch
US7283556B2 (en) * 2001-07-31 2007-10-16 Nishan Systems, Inc. Method and system for managing time division multiplexing (TDM) timeslots in a network switch
US6832297B2 (en) * 2001-08-09 2004-12-14 International Business Machines Corporation Method and apparatus for managing data in a distributed buffer system
US7095750B2 (en) * 2001-08-16 2006-08-22 International Business Machines Corporation Apparatus and method for virtualizing a queue pair space to minimize time-wait impacts
US6532212B1 (en) * 2001-09-25 2003-03-11 Mcdata Corporation Trunking inter-switch links
US7185062B2 (en) * 2001-09-28 2007-02-27 Emc Corporation Switch-based storage services
US7421509B2 (en) * 2001-09-28 2008-09-02 Emc Corporation Enforcing quality of service in a storage network
JP3825674B2 (en) * 2001-10-24 2006-09-27 富士通株式会社 Transmission device, sonet / sdh transmission apparatus and a transmission system
US20030084219A1 (en) * 2001-10-26 2003-05-01 Maxxan Systems, Inc. System, apparatus and method for address forwarding for a computer network
US6862293B2 (en) * 2001-11-13 2005-03-01 Mcdata Corporation Method and apparatus for providing optimized high speed link utilization
US7260104B2 (en) * 2001-12-19 2007-08-21 Computer Network Technology Corporation Deferred queuing in a buffered switch
US7188364B2 (en) * 2001-12-20 2007-03-06 Cranite Systems, Inc. Personal virtual bridged local area networks
US7499410B2 (en) * 2001-12-26 2009-03-03 Cisco Technology, Inc. Fibre channel switch that enables end devices in different fabrics to communicate with one another while retaining their unique fibre channel domain—IDs
US7346707B1 (en) * 2002-01-16 2008-03-18 Advanced Micro Devices, Inc. Arrangement in an infiniband channel adapter for sharing memory space for work queue entries using multiply-linked lists
KR100449102B1 (en) * 2002-03-19 2004-09-18 삼성전자주식회사 System on chip processor for multimedia
US7200610B1 (en) * 2002-04-22 2007-04-03 Cisco Technology, Inc. System and method for configuring fibre-channel devices
US7209478B2 (en) * 2002-05-31 2007-04-24 Palau Acquisition Corporation (Delaware) Apparatus and methods for dynamic reallocation of virtual lane buffer space in an infiniband switch
US7187688B2 (en) * 2002-06-28 2007-03-06 International Business Machines Corporation Priority arbitration mechanism
US7660316B2 (en) * 2002-07-02 2010-02-09 Emulex Design & Manufacturing Corporation Methods and apparatus for device access fairness in fibre channel arbitrated loop systems
US7397788B2 (en) * 2002-07-02 2008-07-08 Emulex Design & Manufacturing Corporation Methods and apparatus for device zoning in fibre channel arbitrated loop systems
US7664018B2 (en) * 2002-07-02 2010-02-16 Emulex Design & Manufacturing Corporation Methods and apparatus for switching fibre channel arbitrated loop devices
US7039018B2 (en) * 2002-07-17 2006-05-02 Intel Corporation Technique to improve network routing using best-match and exact-match techniques
US20040015638A1 (en) * 2002-07-22 2004-01-22 Forbes Bryn B. Scalable modular server system
US7230929B2 (en) * 2002-07-22 2007-06-12 Qlogic, Corporation Method and system for dynamically assigning domain identification in a multi-module fibre channel switch
US7154886B2 (en) * 2002-07-22 2006-12-26 Qlogic Corporation Method and system for primary blade selection in a multi-module fiber channel switch
WO2004015764A3 (en) * 2002-08-08 2004-11-04 Glenn J Leedy Vertical system integration
US20040054776A1 (en) * 2002-09-16 2004-03-18 Finisar Corporation Network expert analysis process
US7352706B2 (en) * 2002-09-16 2008-04-01 Finisar Corporation Network analysis scalable analysis tool for multiple protocols
US6904507B2 (en) * 2002-09-30 2005-06-07 Agilent Technologies, Inc. Buffer management architecture and method for an infiniband subnetwork
US20040081196A1 (en) * 2002-10-29 2004-04-29 Elliott Stephen J. Protocol independent hub
US7533256B2 (en) * 2002-10-31 2009-05-12 Brocade Communications Systems, Inc. Method and apparatus for encryption of data on storage units using devices inside a storage area network fabric
US7327680B1 (en) * 2002-11-05 2008-02-05 Cisco Technology, Inc. Methods and apparatus for network congestion control
US7421273B2 (en) * 2002-11-13 2008-09-02 Agere Systems Inc. Managing priority queues and escalation in wireless communication systems
US20040100944A1 (en) * 2002-11-27 2004-05-27 Scott Richmond Serial ATA frame structure routing circuitry and protocols
US7352740B2 (en) * 2003-04-29 2008-04-01 Brocade Communciations Systems, Inc. Extent-based fibre channel zoning in hardware
US7539143B2 (en) * 2003-08-11 2009-05-26 Netapp, Inc. Network switching device ingress memory system
US20050076113A1 (en) * 2003-09-12 2005-04-07 Finisar Corporation Network analysis sample management process
US8018936B2 (en) * 2004-07-19 2011-09-13 Brocade Communications Systems, Inc. Inter-fabric routing
US7796627B2 (en) * 2004-08-12 2010-09-14 Broadcom Corporation Apparatus and system for coupling and decoupling initiator devices to a network using an arbitrated loop without disrupting the network

Patent Citations (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5687387A (en) * 1994-08-26 1997-11-11 Packard Bell Nec Enhanced active port replicator having expansion and upgrade capabilities
US5638518A (en) * 1994-10-24 1997-06-10 Lsi Logic Corporation Node loop core for implementing transmission protocol in fibre channel
US5751710A (en) * 1996-06-11 1998-05-12 Cisco Technology, Inc. Technique for connecting cards of a distributed network switch
US6148421A (en) * 1997-05-30 2000-11-14 Crossroads Systems, Inc. Error detection and recovery for sequential access devices in a fibre channel protocol
US6700877B1 (en) * 1997-08-05 2004-03-02 Siemens Aktiengesellschaft Method and bus system for automatic address allocation
US7266286B2 (en) * 1998-04-06 2007-09-04 Sony Corporation Editing system and method and distribution medium
US6421711B1 (en) * 1998-06-29 2002-07-16 Emc Corporation Virtual ports for data transferring of a data storage system
US6339813B1 (en) * 2000-01-07 2002-01-15 International Business Machines Corporation Memory system for permitting simultaneous processor access to a cache line and sub-cache line sectors fill and writeback to a system memory
US20030179748A1 (en) * 2000-06-05 2003-09-25 George William R. Hardware-enforced loop-level hard zoning for fibre channel switch fabric
US6968463B2 (en) * 2001-01-17 2005-11-22 Hewlett-Packard Development Company, L.P. System for controlling access to resources in a storage area network
US20020124102A1 (en) * 2001-03-01 2002-09-05 International Business Machines Corporation Non-zero credit management to avoid message loss
US7151778B2 (en) * 2001-04-18 2006-12-19 Brocade Communications Systems, Inc. Frame filtering of fibre channel packets
US7239641B1 (en) * 2001-04-24 2007-07-03 Brocade Communications Systems, Inc. Quality of service using virtual channel translation
US20030037159A1 (en) * 2001-08-06 2003-02-20 Yongdong Zhao Timer rollover handling mechanism for traffic policing
US20030152076A1 (en) * 2001-09-19 2003-08-14 Barry Lee Vertical instruction and data processing in a network processor architecture
US7039870B2 (en) * 2001-11-07 2006-05-02 Hitachi, Ltd. Method for connecting computer systems
US7310389B2 (en) * 2002-03-14 2007-12-18 Syntle Sys Research, Inc Method and apparatus for determining the errors of a multi-valued data signal that are outside the limits of an eye mask
US20030191883A1 (en) * 2002-04-05 2003-10-09 Sycamore Networks, Inc. Interface for upgrading serial backplane application from ethernet to gigabit ethernet
US7194538B1 (en) * 2002-06-04 2007-03-20 Veritas Operating Corporation Storage area network (SAN) management system for discovering SAN components using a SAN management server
US20040027989A1 (en) * 2002-07-29 2004-02-12 Brocade Communications Systems, Inc. Cascade credit sharing for fibre channel links
US7334046B1 (en) * 2002-08-05 2008-02-19 Qlogic, Corporation System and method for optimizing frame routing in a network
US20040153863A1 (en) * 2002-09-16 2004-08-05 Finisar Corporation Network analysis omniscent loop state machine
US6983342B2 (en) * 2002-10-08 2006-01-03 Lsi Logic Corporation High speed OC-768 configurable link layer chip
US7319669B1 (en) * 2002-11-22 2008-01-15 Qlogic, Corporation Method and system for controlling packet flow in networks
US7424533B1 (en) * 2003-05-23 2008-09-09 Cisco Technology, Inc. Method and apparatus for role-based access control
US7406092B2 (en) * 2003-07-21 2008-07-29 Qlogic, Corporation Programmable pseudo virtual lanes for fibre channel systems
US7352701B1 (en) * 2003-09-19 2008-04-01 Qlogic, Corporation Buffer to buffer credit recovery for in-line fibre channel credit extension devices
US20050099970A1 (en) * 2003-11-06 2005-05-12 Halliday David J. Method and apparatus for mapping TDM payload data
US7492780B1 (en) * 2005-02-25 2009-02-17 Xilinx, Inc. Method and apparatus for detecting timeout for packets transmitted in a packet-switched point-to-point communication architecture

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017023271A1 (en) * 2015-07-31 2017-02-09 Hewlett Packard Enterprise Development Lp Disk array having controller to allocate ports

Also Published As

Publication number Publication date Type
US7466700B2 (en) 2008-12-16 grant
US20050018672A1 (en) 2005-01-27 application

Similar Documents

Publication Publication Date Title
US7599360B2 (en) Methods and apparatus for encapsulating a frame for transmission in a storage area network
US6957269B2 (en) Method and apparatus for performing priority-based flow control
US6510135B1 (en) Flow-level demultiplexing within routers
US6621818B1 (en) Ring configuration for network switches
US7197572B2 (en) System and method for implementing logical switches in a network system
US6430626B1 (en) Network switch with a multiple bus structure and a bridge interface for transferring network data between different buses
US6789143B2 (en) Infiniband work and completion queue management via head and tail circular buffers with indirect work queue entries
US6438128B1 (en) Alternate use of data packet fields to convey information
US7218632B1 (en) Packet processing engine architecture
US7100020B1 (en) Digital communications processor
US6680945B1 (en) Method and apparatus for support of tagging and untagging per VLAN per port
US6084878A (en) External rules checker interface
US6798788B1 (en) Arrangement determining policies for layer 3 frame fragments in a network switch
US5610745A (en) Method and apparatus for tracking buffer availability
US6948004B2 (en) Host-fabric adapter having work queue entry (WQE) ring hardware assist (HWA) mechanism
US7171495B2 (en) System and method for implementing virtual adapters and virtual interfaces in a network system
US6700891B1 (en) Apparatus and method for providing a device level security mechanism in a network
US20030167346A1 (en) Port aggregation for network connections that are offloaded to network interface devices
US20030208531A1 (en) System and method for a shared I/O subsystem
US20040003140A1 (en) Network data flow optimization
US6460088B1 (en) Method and apparatus for port vector determination at egress
US20060098572A1 (en) Storage switch traffic bandwidth control
US5742604A (en) Interswitch link mechanism for connecting high-performance network switches
US6934260B1 (en) Arrangement for controlling learning of layer 3 network addresses in a network switch
US7474666B2 (en) Switch port analyzers