US20090002587A1 - Thin film transistor array panel and a manufacturing method thereof - Google Patents
Thin film transistor array panel and a manufacturing method thereof Download PDFInfo
- Publication number
- US20090002587A1 US20090002587A1 US12/207,869 US20786908A US2009002587A1 US 20090002587 A1 US20090002587 A1 US 20090002587A1 US 20786908 A US20786908 A US 20786908A US 2009002587 A1 US2009002587 A1 US 2009002587A1
- Authority
- US
- United States
- Prior art keywords
- line
- photoresist
- layer
- array panel
- panel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 15
- 238000004519 manufacturing process Methods 0.000 title abstract description 17
- 238000003860 storage Methods 0.000 claims abstract description 46
- 238000002161 passivation Methods 0.000 claims abstract description 30
- 239000004065 semiconductor Substances 0.000 claims abstract description 26
- 239000000758 substrate Substances 0.000 claims abstract description 12
- 239000003990 capacitor Substances 0.000 claims description 12
- 239000004973 liquid crystal related substance Substances 0.000 claims description 6
- 229920002120 photoresistant polymer Polymers 0.000 abstract description 61
- 239000010408 film Substances 0.000 abstract description 33
- 238000000034 method Methods 0.000 abstract description 16
- 238000005530 etching Methods 0.000 abstract description 9
- 238000000151 deposition Methods 0.000 abstract description 6
- 229910021417 amorphous silicon Inorganic materials 0.000 description 27
- 229910052751 metal Inorganic materials 0.000 description 12
- 239000002184 metal Substances 0.000 description 12
- 230000000903 blocking effect Effects 0.000 description 11
- 229910045601 alloy Inorganic materials 0.000 description 9
- 239000000956 alloy Substances 0.000 description 9
- 238000001459 lithography Methods 0.000 description 6
- 239000004020 conductor Substances 0.000 description 5
- 238000004380 ashing Methods 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 229910052804 chromium Inorganic materials 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 239000003870 refractory metal Substances 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 229910001316 Ag alloy Inorganic materials 0.000 description 1
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- 229910001182 Mo alloy Inorganic materials 0.000 description 1
- 229910004205 SiNX Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000002834 transmittance Methods 0.000 description 1
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136231—Active matrix addressed cells for reducing the number of lithographic steps
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136231—Active matrix addressed cells for reducing the number of lithographic steps
- G02F1/136236—Active matrix addressed cells for reducing the number of lithographic steps using a grey or half tone lithographic process
Definitions
- the present invention relates to a thin film transistor array panel and a manufacturing method thereof.
- An active-type display device such as a liquid crystal display (LCD) or an organic light emitting display (OLED) includes a plurality of pixels arranged in a matrix, field-generating electrodes and switching elements.
- the switching elements include thin film transistors (TFTs) having three terminals, for example: a gate, a source, and a drain.
- TFTs thin film transistors
- the TFT of each pixel of the plurality of pixels selectively transmits data signals to one of the field-generating electrodes in response to gate signals.
- the active-type display device further includes a plurality of signal lines for transmitting signals to the switching elements, which include gate lines for transmitting gate signals and data lines for transmitting data signals.
- the LCD and the OLED active-type display devices each include a panel provided with the TFTs, the field-generating electrodes, and the signal lines. This configuration is referred to as a TFT array panel.
- the TFT array panel has a layered structure and includes several conductive and insulating layers.
- the gate lines, the data lines, and the field-generating electrodes are each formed on different conductive layers of the TFT array panel and are separated by insulating layers.
- the TFT array panel having such a layered structure is manufactured by performing several lithography steps followed by a series of etching steps. Because the lithography steps take up a large amount of time, the manufacturing costs of a layered TFT array panel tend to be high. Thus, a need exists for a technique of manufacturing a layered TFT array panel using a smaller number of lithography steps for reducing the manufacturing time and costs associated therewith.
- a method of manufacturing a thin film transistor array panel and a thin film transistor array panel are provided.
- the method includes: forming a gate line and a storage electrode line on a substrate; forming a gate insulating layer on the gate line and the storage electrode line; forming a semiconductor layer on the gate insulating layer; forming an ohmic contact layer on the semiconductor layer; forming a data line and a drain electrode on the ohmic contact layer; depositing a passivation layer on the data line and the drain electrode; forming a first photoresist including a first portion and a second portion that is thinner than the first portion on the passivation layer; etching the passivation layer using the first photoresist as a mask to expose a portion of the data line and a first portion of the gate insulating layer; removing the second portion of the first photoresist to transform the photoresist; etching the passivation layer and the first portion of the gate insulating layer using the first transformed photoresist as a mask to expose a second portion of the gate insulating layer and a portion of the drain electrode at least in
- the exposed portion of the data line and the exposed first portion of the gate insulating layer may reduce the thickness of the first portion of the gate insulating layer.
- the first photoresist may be formed by using a photomask including a light blocking area, a translucent area, and a light transmitting area.
- the removal of the second portion of the photoresist may be done by performing an ashing process.
- the ashing process may be performed to remove areas of the first photoresist corresponding to the translucent area of the photomask.
- the conductive film formed on the first transformed photoresist may be removed along with the removal of the first transformed photoresist.
- the pixel electrode may border the gate insulating layer.
- the formation of the pixel electrode may include forming contact assistants on the exposed gate line and the exposed data lines.
- the formation of the semiconductor layer and the formation of the data line and the drain line may include: depositing in sequence the gate insulating layer, an intrinsic a-Si layer, an extrinsic a-Si layer, and a conductive layer; forming a second photoresist on the conductive layer having a different thickness in accordance with positions of the conductive layer; and selectively etching the conductive layer, the extrinsic a-Si layer, and the intrinsic a-Si using the second photoresist as a mask to form the data line, the drain electrode, and the ohmic contact layer.
- the second photoresist may be formed by using a photomask including a light blocking area, a translucent area, and a light transmitting area.
- the method further includes forming a storage capacitor between the storage electrode line and the pixel electrode.
- the thin film transistor array panel includes: a gate line and a storage electrode line formed on a substrate; a gate insulating layer formed on the gate line and the storage electrode line; a semiconductor layer formed on the gate insulating layer; a data line and a drain electrode formed on the semiconductor layer; a passivation layer formed on the data line and a first portion of the drain electrode; and a pixel electrode formed on the gate insulating layer and a second portion of the drain electrode and separated from the passivation layer, wherein the pixel electrode has a border substantially equal to that of the passivation layer.
- the passivation layer and the gate insulating layer may have contact holes exposing a portion of the gate line and a portion of the data line.
- the panel may further include contact assistants formed in the contact holes, wherein the contact assistants have borders substantially equal to those of the contact holes.
- the second portion of the drain electrode may overlap the storage electrode line.
- the second portion of the drain electrode may have a wider width than the remaining drain electrode, and a portion of the storage electrode line which may be overlapped with the drain electrode has a wider width than the remaining storage electrode line.
- the semiconductor layer may have substantially the same planar shape as the data line and the drain electrode except at a portion disposed between the data line and the drain electrode.
- the thin film transistor array panel may be used in an LCD or an OLED.
- the panel may further include a storage electrode formed between the storage electrode line and the pixel electrode.
- FIG. 1 is a layout view of a lower panel of a TFT array panel according to an exemplary embodiment of the present invention
- FIG. 2A is a sectional view of the TFT array panel shown in FIG. 1 taken along the line IIA-IIA′;
- FIG. 2B is a sectional view of the TFT array panel shown in FIG. 1 taken along the lines IIB-IIB′ and IIB′-IIB′′;
- FIGS. 3 , 6 , and 9 are layout views of the TFT array panel shown in FIGS. 1-2B during intermediate manufacturing steps thereof according to an exemplary embodiment of the present invention
- FIG. 4A is a sectional view of the TFT array panel shown in FIG. 3 taken along the line IVA-IVA′;
- FIG. 4B is a sectional view of the TFT array panel shown in FIG. 3 taken along the lines IVB-IVB′ and IVB′-IVB′′;
- FIG. 5A is a sectional view of the TFT array panel shown in FIG. 3 taken along the line IVA-IVA′ and FIG. 5B is a sectional view of the TFT array panel shown in FIG. 3 taken along the lines IVB-IVB′ and IVB′-IVB′′;
- FIG. 7A is a sectional view of the TFT array panel shown in FIG. 6 taken along the line VIIA-VIIA′;
- FIG. 7B is a sectional view of the TFT array panel shown in FIG. 6 taken along the lines VIIB-VIIB′ and VIIB′-VIIB′′.
- FIG. 8A is a sectional view of the TFT array panel shown in FIG. 6 taken along the line VIIA-VIIA′ and FIG. 8B is a sectional view of the TFT array panel shown in FIG. 6 taken along the lines VIIB-VIIB′ and VIIB′-VIIB′′;
- FIG. 10A is a sectional view of the TFT array panel shown in FIG. 9 taken along the line XA-XA′;
- FIG. 10B is a sectional view of the TFT array panel shown in FIG. 9 taken along the lines XB-XB′ and XB′-XB′′;
- FIG. 11A is a sectional view of the TFT array panel shown in FIG. 9 taken along the line XA-XA′ and FIG. 11B is a sectional view of the TFT array panel shown in FIG. 9 taken along the lines XB-XB′ and XB′-XB′′;
- FIG. 12A is a sectional view of the TFT array panel shown in FIG. 9 taken along the line XA-XA′ and FIG. 12B is a sectional view of the TFT array panel shown in FIG. 9 taken along the lines XB-XB′ and XB′-XB′′; and
- FIG. 13A is a sectional view of the TFT array panel shown in FIG. 9 taken along the line XA-XA′ and FIG. 13B is a sectional view of the TFT array panel shown in FIG. 9 taken along the lines XB-XB′ and XB′-XB′′.
- a TFT array panel according to an embodiment of the present invention will be described in detail with reference to FIGS. 1 , 2 A, and 2 B.
- FIG. 1 is a layout view of a lower panel of a TFT array panel according to an embodiment of the present invention
- FIG. 2A is a sectional view of the TFT array panel shown in FIG. 1 taken along the line IIA-IIA′
- FIG. 2B is a sectional view of the TFT array panel shown in FIG. 1 taken along the lines IIB-IIB′ and IIB′-IIB′′.
- a plurality of gate lines 121 and a plurality of storage electrode lines 131 are formed on an insulating substrate 110 such as transparent glass.
- the gate lines 121 extend substantially in a transverse direction and transmit gate signals.
- Each gate line 121 includes a plurality of gate electrodes 124 projecting in upward and downward directions.
- Each gate line 121 further includes an end portion 129 having a large area for contact with another layer or a driving circuit.
- the gate lines 121 may also extend to be connected to a driving circuit that may be integrated on the lower panel of the TFT array panel.
- the storage electrode lines 131 extend substantially parallel to the gate lines 121 and are supplied with a predetermined voltage such as a common voltage, which is applied to a common electrode (not shown) on a common electrode panel (not shown).
- a predetermined voltage such as a common voltage
- Each storage electrode line 131 includes a plurality of expansions 137 projecting in upward and downward directions.
- the gate lines 121 and the storage electrode lines 131 are preferably made of an Al-containing metal such as Al and an Al alloy, an Ag-containing metal such as Ag and an Ag alloy, a Cu-containing metal such as Cu and a Cu alloy, a Mo-containing metal such as Mo and a Mo alloy, Cr, Ti, or Ta.
- the gate lines 121 may have a multi-layered structure including two films having different physical characteristics.
- One of the two films is preferably made of a low resistivity metal including an Al-containing metal, an Ag-containing metal, and a Cu-containing metal for reducing a signal delay or voltage drop in the gate lines 121 .
- the other film is preferably made of a material such as a Mo-containing metal, Cr, Ta, or Ti, which has good physical, chemical, and electrical contact characteristics when combined with other materials such as indium tin oxide (ITO) and indium zinc oxide (IZO).
- Exemplary combinations of the two films include a lower Cr film and an upper Al (alloy) film, and a lower Al (alloy) film and an upper Mo (alloy) film, among others. It is to be understood to one of ordinary skill in the art, that the lower and upper films may be made of various metals or conductors.
- the lateral sides of the gate lines 121 and the storage electrode lines 131 are inclined relative to a surface of the substrate 110 , and the inclination angle thereof ranges from about 30-80 degrees.
- a gate insulating layer 140 preferably made of silicon nitride (SiNx) is formed on the gate lines 121 and the storage electrode lines 131 .
- a plurality of semiconductor stripes 151 are preferably made of hydrogenated amorphous silicon (a-Si) or polysilicon and are formed on the gate insulating layer 140 .
- Each semiconductor stripe 151 extends substantially in the longitudinal direction and has a plurality of projections 154 branching out toward the gate electrodes 124 .
- a plurality of ohmic contact stripes and islands 161 and 165 preferably made of silicide or n+hydrogenated a-Si are heavily doped with N-type impurities such as phosphorous and are formed on the semiconductor stripes 151 .
- Each ohmic contact stripe 161 has a plurality of projections 163 , and the projections 163 and the ohmic contact islands 165 are located in pairs on the projections 154 of the semiconductor stripes 151 .
- the lateral sides of the semiconductor stripes 151 and the ohmic contacts 161 and 165 are inclined relative to a surface of the substrate 110 , and the inclination angles thereof are preferably in a range from about 30-80 degrees.
- the data lines 171 extend substantially in the longitudinal direction to transmit data voltages, and they intersect the gate lines 121 .
- Each data line 171 includes an end portion 179 having a large area for contact with another layer or an external device, and a plurality of source electrodes 173 projecting toward the gate electrodes 124 .
- Each drain electrode 175 has a wide end portion 177 and a linear end portion.
- the wide end portion 177 has a large area for contact with the expansions 137 of the storage electrode line 131 , and the linear end portion is partly enclosed by a source electrode 173 that is curved.
- a gate electrode 124 , a source electrode 173 , and a drain electrode 175 along with a projection 154 of a semiconductor stripe 151 form a TFT having a channel formed in the projection 154 disposed between the source electrode 173 and the drain electrode 175 .
- the data lines 171 and the drain electrodes 175 are preferably made of a refractory metal such as Cr, Mo, Ti, Ta, or alloys thereof. However, they may have a multi-layered structure including a refractory metal film (not shown) and a low resistivity film (not shown). Examples of the multi-layered structures include a double-layered structure including a lower Cr/Mo (alloy) film and an upper Al (alloy) film, and a triple-layered structure including a lower Mo (alloy) film, an intermediate Al (alloy) film, and an upper Mo (alloy) film.
- a refractory metal such as Cr, Mo, Ti, Ta, or alloys thereof.
- the multi-layered structures include a double-layered structure including a lower Cr/Mo (alloy) film and an upper Al (alloy) film, and a triple-layered structure including a lower Mo (alloy) film, an intermediate Al (alloy) film, and an upper Mo (alloy)
- the data lines 171 and the drain electrodes 175 have inclined edge profiles, and the inclination angles thereof range from about 30-80 degrees.
- the ohmic contacts 161 and 165 are interposed only between the underlying semiconductor stripes 151 and the overlying conductors 171 and 175 thereon. This configuration reduces the contact resistance between the semiconductor stripes 151 and the conductors 171 and 175 .
- the semiconductor stripes 151 have planar shapes similar to the data lines 171 and the drain electrodes 175 as well as the underlying ohmic contacts 161 and 165 .
- the projections 154 of the semiconductor stripes 151 include some exposed portions which are not covered by the data lines 171 and the drain electrodes 175 . Some exposed portions are located between the source electrodes 173 and the drain electrodes 175 . Alternatively, only the projections 154 may be left to form contact islands without using other portions of the semiconductor stripes 151 .
- a passivation layer 180 is formed on the data lines 171 , the drain electrodes 175 , and the exposed portions of the semiconductor stripes 151 .
- the passivation layer 180 is preferably made of an inorganic insulator such as silicon nitride or silicon oxide, a photosensitive organic material having a good flatness characteristic, or a low dielectric insulating material having a dielectric constant lower than 4.0 such as a-Si:C:O and a-Si:O:F formed by plasma enhanced chemical vapor deposition (PECVD).
- PECVD plasma enhanced chemical vapor deposition
- the passivation layer 180 may have a double-layered structure including a lower inorganic film and an upper organic film so that it may take advantage of the characteristics of the organic film, and protect the exposed portions of the semiconductor stripes 151 .
- the passivation layer 180 has a plurality of contact holes 182 and a plurality of openings 187 exposing parts of the end portions 179 of the data lines 171 and parts enclosed by the gate lines 121 and the date lines 171 , respectively.
- the passivation layer 180 and the gate insulating layer 140 have a plurality of contact holes 181 exposing parts of the end portions 129 of the gate lines 121 .
- the openings 187 expose at least a part of the drain electrodes 175 and the gate insulation layer 140 .
- a plurality of pixel electrodes 190 are formed in the openings 187 , and a plurality of contact assistants 81 and 82 are formed in the contact holes 181 and 182 .
- the pixel electrodes 190 and the contact assistants 81 and 82 are preferably made of a transparent conductor such as ITO or IZO, or a reflective conductor such as Ag or Al.
- the borders of the pixel electrodes 190 and the contact assistants 81 and 82 are substantially equal to the border of the passivation layer 180 .
- the pixel electrodes 190 are physically and electrically connected to the drain electrodes 175 , which are exposed through the openings 187 , such that the pixel electrodes 190 receive the data voltages from the drain electrodes 175 .
- the pixel electrodes 190 are supplied with the data voltages that generate electric fields in cooperation with a common electrode (not shown) supplied with a common voltage for determining the orientations of liquid crystal molecules (not shown) disposed between one of the pixel electrodes 190 and the common electrode or yield currents in a light emitting layer (not shown) to emit light.
- a pixel electrode 190 and a common electrode form a capacitor called a “liquid crystal capacitor,” which stores applied voltages after turning-off of the TFT.
- the storage capacitor is implemented by overlapping the pixel electrodes 190 with the storage electrode lines 131 and the drain electrodes 175 connected to the pixel electrodes 190 with the storage electrode lines 131 .
- the expansions 177 of the drain electrodes 175 connected to the pixel electrodes 190 overlap the storage electrode lines 131 across the gate insulating layer 140 .
- the contact assistants 81 and 82 have edges that are substantially similar to the edges of the contact holes 181 and 182 , and they are connected to and cover the exposed parts of the end portions 129 of the gate lines 121 and the exposed parts of the end portions 179 of the data lines 171 through the contact holes 181 and 182 , respectively.
- the contact assistants 81 and 82 protect the end portions 129 and 179 and complement the adhesion of the end portions 129 and 179 and external devices.
- FIG. 3 is a layout view of the TFT array panel shown in FIGS. 1 , 2 A and 2 B during intermediate manufacturing steps according to an embodiment of the present invention.
- FIG. 4A is a sectional view of the TFT array panel shown in FIG. 3 taken along the line IVA-IVA′ and
- FIG. 4B is a sectional view of the TFT array panel shown in FIG. 3 taken along the lines IVB-IVB′ and IVB′-IVB′′.
- a conductive layer preferably made of metal is deposited by performing a sputtering process, etc., on an insulating substrate 110 preferably made of a transparent glass.
- the conductive layer may have a thickness of about 1500-5000 ⁇ .
- the conductive layer is then subjected to lithography and etching to form a plurality of gate lines 121 including gate electrodes 124 and an end portion 129 , and a plurality of storage electrode lines 131 including expansions 137 .
- FIG. 5A is a sectional view of the TFT array panel shown in FIG. 3 taken along the line IVA-IVA′ and FIG. 5B is a sectional view of the TFT array panel shown in FIG. 3 taken along the lines IVB-IVB′ and IVB′-IVB′′.
- the sectional views of FIGS. 5A and 5B illustrate the step following the step shown in FIGS. 4A and 4B .
- a gate insulating layer 140 , an intrinsic a-Si layer 150 , and an extrinsic a-Si layer 160 are sequentially deposited by CVD.
- the gate insulating layer 140 is preferably made of silicon nitride and has a thickness of about 2000-5000 ⁇ .
- the deposition temperature of the gate insulating layer 140 is preferably in a range from about 250-450° C.
- a conductive layer 170 preferably made of metal is then deposited by performing a sputtering process, etc., and a photoresist film 40 with a thickness of about 1-2 microns is coated on the conductive layer 170 .
- the photoresist film 40 is exposed to light through a photomask (not shown), and developed such that the photoresist has a position-dependent thickness.
- the photoresist shown in FIGS. 5A and 5B includes a plurality of first to third portions in order of decreasing thickness.
- the first portions located on wire areas A and the second portions located on channel areas B are indicated by reference numerals 42 and 44 , respectively.
- No reference numeral is assigned to the third portions located on remaining areas C since they have a substantially zero thickness so that underlying portions of the conductive layer 170 can be exposed.
- the thickness ratio of the second portions 44 to the first portions 42 is adjusted depending upon the conditions in a subsequent process steps. It is preferable that the thickness of the second portions 44 is equal to or less than half of the thickness of the first portions 42 , and in particular, equal to or less than 4000 ⁇ .
- the position-dependent thickness of the photoresist is obtained by several techniques, which include for example, providing translucent areas on the exposure mask as well as by providing light transmitting areas and light blocking opaque areas on the exposure mask.
- the translucent areas may have a slit pattern, a lattice pattern, or have a thin film or films with intermediate transmittances or thickness.
- a slit pattern it is preferable that the width of the slits or the distance between the slits is smaller than the resolution of a light exposure used for the photolithography.
- a reflowable photoresist may be used.
- a photoresist pattern made of a reflowable material is formed by using a normal exposure mask with only transparent areas and opaque areas, it is subject to a reflow process where the reflowable material flows onto areas not including the photoresist, thereby forming thin portions of photoresist.
- a plurality of data lines 171 including source electrodes 173 and end portions 179 , a plurality of drain electrodes 175 and wide end portions 177 , as well as a plurality of ohmic contact stripes 161 including projections 163 , a plurality of ohmic contact islands 165 , and a plurality of semiconductor stripes 151 including projections 154 may be obtained as shown in FIGS. 6 , 7 A, and 7 B by performing a series of etching steps.
- FIG. 6 is a layout view of the TFT array panel shown in FIGS. 1 , 2 A and 2 B during intermediate manufacturing steps according to an embodiment of the present invention.
- FIG. 7A is a sectional view of the TFT array panel shown in FIG. 6 taken along the line VIIA-VIIA′ and
- FIG. 7B is a sectional view of the TFT array panel shown in FIG. 6 taken along the lines VIIB-VIIB′ and VIIB′-VIIB′′.
- portions of the conductive layer 170 , the extrinsic a-Si layer 160 , and the intrinsic a-Si layer 150 on the wire areas A are referred to as first portions
- portions of the conductive layer 170 , the extrinsic a-Si layer 160 , and the intrinsic a-Si layer 150 on the channel areas B (of FIG. 5A ) are referred to as second portions
- portions of the conductive layer 170 , the extrinsic a-Si layer 160 , and the intrinsic a-Si layer 150 on the remaining areas C are referred to as third portions.
- An exemplary sequence of forming the TFT array panel of FIG. 6 is as follows:
- Another exemplary sequence of forming the TFT array panel of FIG. 6 is as follows:
- the removal of the second portions 44 of the photoresist is performed either simultaneously with or independent from the removal of the third portions of the extrinsic a-Si layer 160 and of the intrinsic a-Si layer 150 .
- the removal of the first portions 42 of the photoresist is performed either simultaneously with or independent from the removal of the second portions of the extrinsic a-Si layer 160 .
- a gas mixture of SF 6 and HC 1 or SF 6 and O 2 may be used to etch the photoresist and the a-Si layers 150 and 160 with substantially equal etch ratios when removing the first portions 42 of the photoresist.
- Residue of the photoresist left on the surface of the conductive layer 170 may be removed by performing an ashing process, etc.
- FIG. 8A is a sectional view of the TFT array panel shown in FIG. 6 taken along the line VIIA-VIIA′ and FIG. 8B is a sectional view of the TFT array panel shown in FIG. 6 taken along the lines VIIB-VIIB′ and VIIB′-VIIB′′.
- the sectional views of FIGS. 8A and 8B illustrate the step following the step shown in FIGS. 7A and 7B .
- a passivation layer 180 is deposited and a positive photoresist film 50 is coated. Thereafter, a photomask 60 is aligned with the substrate 110 .
- the photomask 60 includes a transparent substrate 61 and an opaque light blocking film 62 , and it is divided into light transmitting areas TA, light blocking areas BA, and translucent areas SA.
- the light blocking film 62 is not disposed on the light transmitting areas TA, but it is disposed on the light blocking areas BA and the translucent areas SA.
- the light blocking film 62 is a wide area having a width larger than a predetermined value of the light blocking areas BA, and it includes a plurality of areas having widths or distances smaller than a predetermined value to form slits.
- the translucent areas SA face the areas enclosed by the gate lines 121 and the data lines 171
- the light transmitting areas TA face the end portions 129 of the gate lines 121 and the end portions 179 of the data lines 171
- the light blocking areas BA face remaining portions 52 and 54 of the photoresist 50 .
- the photoresist 50 is exposed to light through the photomask 60 , and it is developed such that portions of the photoresist 50 that receive a predetermined amount of light are removed.
- portions of the photoresist 50 facing the light transmitting areas TA are removed, portions of the photoresist 50 facing the translucent areas SA have reduced thicknesses, and portions of the photoresist 50 facing the light blocking areas BA remain.
- the hatched portions indicate the portions of the photoresist 50 that have been removed after development.
- FIG. 9 is a layout view of the TFT array panel shown in FIGS. 1 , 2 A and 2 B during intermediate manufacturing steps according to an embodiment of the present invention.
- FIG. 10A is a sectional view of the TFT array panel shown in FIG. 9 taken along the line XA-XA′
- FIG. 10B is a sectional view of the TFT array panel shown in FIG. 9 taken along the lines XB-XB′ and XB′-XB′′.
- the passivation layer 180 is etched using the remaining portions 52 and 54 of the photoresist 50 as an etch mask to form upper side walls of a plurality of contact holes 181 exposing the end portions 129 of the gate lines 121 and a plurality of contact holes 182 exposing the end portions 179 of the data lines 171 , respectively.
- the passivation layer 180 is etched using the remaining portions 52 and 54 of the photoresist 50 as an etch mask, as shown in FIG. 10B , since portions of the gate insulating layer 140 are etched along with the passivation layer 180 , the gate insulating layer 140 may have a reduced thickness.
- FIG. 11A is a sectional view of the TFT array panel shown in FIG. 9 taken along the line XA-XA′ and FIG. 11B is a sectional view of the TFT array panel shown in FIG. 9 taken along the lines XB-XB′ and XB′-XB′′.
- the sectional views of FIGS. 11A and 11B illustrate the step following the step shown in FIGS. 10A and 10B .
- the remaining thin portions 54 of the photoresist 50 are removed by performing an ashing process, etc., and the thickness of the remaining thick portions 52 is decreased.
- FIG. 12A is a sectional view of the TFT array panel shown in FIG. 9 taken along the line XA-XA′ and FIG. 12B is a sectional view of the TFT array panel shown in FIG. 9 taken along the lines XB-XB′ and XB′-XB′′.
- the sectional views of FIGS. 12A and 12B illustrate the step following the step shown in FIGS. 11A and 11B .
- the passivation layer 180 and gate insulating layer 140 are etched using the remaining portions 52 of the photoresist 50 as an etch mask.
- the openings 187 expose portions of the gate insulating layer 140 in areas enclosed by the gate lines 121 and the data lines 171 , and the contact holes 181 expose the end portions 129 of the gate lines 121 .
- the gate insulating layer 140 remains in the openings 187 such that the storage electrode lines 131 are not exposed.
- FIG. 13A is a sectional view of the TFT array panel shown in FIG. 9 taken along the line XA-XA′ and FIG. 13B is a sectional view of the TFT array panel shown in FIG. 9 taken along the lines XB-XB′ and XB′-XB′′.
- the sectional views of FIGS. 13A and 13B illustrate the step following the step shown in FIGS. 12A and 12B .
- a conductive film 90 preferably made of IZO, ITO, or amorphous ITO is deposited by performing a sputtering process, etc.
- the conductive film 90 includes first portions 91 disposed on the photoresist 52 and remaining second portions 92 . Since the height difference between the surface and the bottom of the photoresist 52 is large due to the thickness of the photoresist 52 , the first portions 91 and the second portions 92 of the conductive film 90 are separated from each other at least in part to form gaps therebetween, and lateral sides of the photoresist 52 are exposed at least in part.
- the substrate 110 is then dipped into a developer such that the developer infiltrates into the photoresist 52 through the exposed lateral sides of the photoresist 52 to remove the photoresist 52 .
- the first portions 91 of the conductive film 90 disposed on the photoresist 52 come off along with the photoresist 52 .
- This process is referred to as “lift-off.”
- only the second portions 92 of the conductive film 90 are left to form a plurality of pixel electrodes 190 and a plurality of contact assistants 81 and 82 as shown in FIGS. 1 , 2 A, and 2 B.
- the passivation layer 180 between the pixel electrodes 190 and the storage electrode lines 131 is removed and only the gate insulating layer 140 remains therebetween, distances between the pixel electrodes 190 and the storage electrode lines 131 are short and the capacitance of the storage capacitors is large.
- the aperture ratio of a pixel increases.
- portions of the gate insulating layer 140 in the openings 187 remain to enable formation of the storage electrode lines 131 under the gate insulating layer 140 , the storage capacitors are formed by overlapping the storage electrode lines 131 and the pixel electrode 190 .
- the method of manufacturing the TFT array panel according to an embodiment of the present invention simultaneously forms the data lines 171 , the drain electrodes 175 , the semiconductor stripes 151 , and the ohmic contacts 161 and 165 using a lithography step, an additional lithography step for forming the pixel electrodes 190 and the contact assistants 81 and 82 is not required.
- the manufacturing process is shortened thereby reducing the time and cost associated with manufacturing a TFT array panel.
- each pixel of the OLED may include at least two thin film transistors including a first thin film transistor connected to gate lines and data lines and a second thin film transistor connected to pixel electrodes.
- each pixel may include an organic light emitting member disposed between the pixel electrode and common electrode.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Nonlinear Science (AREA)
- Optics & Photonics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- Mathematical Physics (AREA)
- Manufacturing & Machinery (AREA)
- Liquid Crystal (AREA)
- Thin Film Transistor (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
A method of manufacturing a thin film transistor array panel and a thin film transistor array panel are provided. The method includes: forming a gate line and a storage electrode line on a substrate; forming a gate insulating layer on the gate line and the storage electrode line; forming a semiconductor layer on the gate insulating layer; forming a data line and a drain electrode on the semiconductor layer; depositing a passivation layer on the data line and the drain electrode; forming a photoresist including a first portion and a second portion on the passivation layer; etching the passivation layer using the photoresist to expose a portion of the data line and a first portion of the gate insulating layer; removing the second portion of the photoresist; etching the passivation layer and the first portion of the gate insulating layer using the photoresist to expose a second portion of the gate insulating layer and a portion of the drain electrode and a portion of the gate line; depositing a conductive film on the first transformed photoresist; and removing the first transformed photoresist to form a pixel electrode connected to the exposed portion of the drain electrode.
Description
- This application is a divisional of U.S. application Ser. No. 11/207,522 filed on Aug. 19, 2005, which claims priority under 35 U.S.C. §119 to Korean Patent Application No. 2004-0065391, filed on Aug. 19, 2004, the disclosures of which are herein incorporated by reference herein in their entirety.
- 1. Technical Field
- The present invention relates to a thin film transistor array panel and a manufacturing method thereof.
- 2. Discussion of the Related Art
- An active-type display device such as a liquid crystal display (LCD) or an organic light emitting display (OLED) includes a plurality of pixels arranged in a matrix, field-generating electrodes and switching elements. The switching elements include thin film transistors (TFTs) having three terminals, for example: a gate, a source, and a drain. The TFT of each pixel of the plurality of pixels selectively transmits data signals to one of the field-generating electrodes in response to gate signals.
- The active-type display device further includes a plurality of signal lines for transmitting signals to the switching elements, which include gate lines for transmitting gate signals and data lines for transmitting data signals.
- The LCD and the OLED active-type display devices each include a panel provided with the TFTs, the field-generating electrodes, and the signal lines. This configuration is referred to as a TFT array panel.
- The TFT array panel has a layered structure and includes several conductive and insulating layers. The gate lines, the data lines, and the field-generating electrodes are each formed on different conductive layers of the TFT array panel and are separated by insulating layers.
- The TFT array panel having such a layered structure is manufactured by performing several lithography steps followed by a series of etching steps. Because the lithography steps take up a large amount of time, the manufacturing costs of a layered TFT array panel tend to be high. Thus, a need exists for a technique of manufacturing a layered TFT array panel using a smaller number of lithography steps for reducing the manufacturing time and costs associated therewith.
- A method of manufacturing a thin film transistor array panel and a thin film transistor array panel are provided.
- The method includes: forming a gate line and a storage electrode line on a substrate; forming a gate insulating layer on the gate line and the storage electrode line; forming a semiconductor layer on the gate insulating layer; forming an ohmic contact layer on the semiconductor layer; forming a data line and a drain electrode on the ohmic contact layer; depositing a passivation layer on the data line and the drain electrode; forming a first photoresist including a first portion and a second portion that is thinner than the first portion on the passivation layer; etching the passivation layer using the first photoresist as a mask to expose a portion of the data line and a first portion of the gate insulating layer; removing the second portion of the first photoresist to transform the photoresist; etching the passivation layer and the first portion of the gate insulating layer using the first transformed photoresist as a mask to expose a second portion of the gate insulating layer and a portion of the drain electrode at least in part and to expose a portion of the gate line; depositing a conductive film on the first transformed photoresist; and removing the first transformed photoresist to form a pixel electrode connected to the exposed portion of the drain electrode.
- The exposed portion of the data line and the exposed first portion of the gate insulating layer may reduce the thickness of the first portion of the gate insulating layer.
- The first photoresist may be formed by using a photomask including a light blocking area, a translucent area, and a light transmitting area.
- The removal of the second portion of the photoresist may be done by performing an ashing process. The ashing process may be performed to remove areas of the first photoresist corresponding to the translucent area of the photomask.
- The conductive film formed on the first transformed photoresist may be removed along with the removal of the first transformed photoresist. The pixel electrode may border the gate insulating layer.
- The formation of the pixel electrode may include forming contact assistants on the exposed gate line and the exposed data lines.
- The formation of the semiconductor layer and the formation of the data line and the drain line may include: depositing in sequence the gate insulating layer, an intrinsic a-Si layer, an extrinsic a-Si layer, and a conductive layer; forming a second photoresist on the conductive layer having a different thickness in accordance with positions of the conductive layer; and selectively etching the conductive layer, the extrinsic a-Si layer, and the intrinsic a-Si using the second photoresist as a mask to form the data line, the drain electrode, and the ohmic contact layer.
- The second photoresist may be formed by using a photomask including a light blocking area, a translucent area, and a light transmitting area. The method further includes forming a storage capacitor between the storage electrode line and the pixel electrode.
- The thin film transistor array panel includes: a gate line and a storage electrode line formed on a substrate; a gate insulating layer formed on the gate line and the storage electrode line; a semiconductor layer formed on the gate insulating layer; a data line and a drain electrode formed on the semiconductor layer; a passivation layer formed on the data line and a first portion of the drain electrode; and a pixel electrode formed on the gate insulating layer and a second portion of the drain electrode and separated from the passivation layer, wherein the pixel electrode has a border substantially equal to that of the passivation layer.
- The passivation layer and the gate insulating layer may have contact holes exposing a portion of the gate line and a portion of the data line. The panel may further include contact assistants formed in the contact holes, wherein the contact assistants have borders substantially equal to those of the contact holes.
- The second portion of the drain electrode may overlap the storage electrode line. The second portion of the drain electrode may have a wider width than the remaining drain electrode, and a portion of the storage electrode line which may be overlapped with the drain electrode has a wider width than the remaining storage electrode line.
- The semiconductor layer may have substantially the same planar shape as the data line and the drain electrode except at a portion disposed between the data line and the drain electrode.
- The thin film transistor array panel may be used in an LCD or an OLED. The panel may further include a storage electrode formed between the storage electrode line and the pixel electrode.
- The present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the accompanying drawings, in which:
-
FIG. 1 is a layout view of a lower panel of a TFT array panel according to an exemplary embodiment of the present invention; -
FIG. 2A is a sectional view of the TFT array panel shown inFIG. 1 taken along the line IIA-IIA′; -
FIG. 2B is a sectional view of the TFT array panel shown inFIG. 1 taken along the lines IIB-IIB′ and IIB′-IIB″; -
FIGS. 3 , 6, and 9 are layout views of the TFT array panel shown inFIGS. 1-2B during intermediate manufacturing steps thereof according to an exemplary embodiment of the present invention; -
FIG. 4A is a sectional view of the TFT array panel shown inFIG. 3 taken along the line IVA-IVA′; -
FIG. 4B is a sectional view of the TFT array panel shown inFIG. 3 taken along the lines IVB-IVB′ and IVB′-IVB″; -
FIG. 5A is a sectional view of the TFT array panel shown inFIG. 3 taken along the line IVA-IVA′ andFIG. 5B is a sectional view of the TFT array panel shown inFIG. 3 taken along the lines IVB-IVB′ and IVB′-IVB″; -
FIG. 7A is a sectional view of the TFT array panel shown inFIG. 6 taken along the line VIIA-VIIA′; -
FIG. 7B is a sectional view of the TFT array panel shown inFIG. 6 taken along the lines VIIB-VIIB′ and VIIB′-VIIB″. -
FIG. 8A is a sectional view of the TFT array panel shown inFIG. 6 taken along the line VIIA-VIIA′ andFIG. 8B is a sectional view of the TFT array panel shown inFIG. 6 taken along the lines VIIB-VIIB′ and VIIB′-VIIB″; -
FIG. 10A is a sectional view of the TFT array panel shown inFIG. 9 taken along the line XA-XA′; -
FIG. 10B is a sectional view of the TFT array panel shown inFIG. 9 taken along the lines XB-XB′ and XB′-XB″; -
FIG. 11A is a sectional view of the TFT array panel shown inFIG. 9 taken along the line XA-XA′ andFIG. 11B is a sectional view of the TFT array panel shown inFIG. 9 taken along the lines XB-XB′ and XB′-XB″; -
FIG. 12A is a sectional view of the TFT array panel shown inFIG. 9 taken along the line XA-XA′ andFIG. 12B is a sectional view of the TFT array panel shown inFIG. 9 taken along the lines XB-XB′ and XB′-XB″; and -
FIG. 13A is a sectional view of the TFT array panel shown inFIG. 9 taken along the line XA-XA′ andFIG. 13B is a sectional view of the TFT array panel shown inFIG. 9 taken along the lines XB-XB′ and XB′-XB″. - The present invention will be described more fully hereinafter with reference to the accompanying drawings, in which exemplary embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Like numerals refer to like elements throughout.
- In the drawings, the thickness of layers and regions are exaggerated for clarity. It will be understood that when an element such as a layer, region, or substrate is referred to as being “on” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” another element, there are no intervening elements present.
- TFTs and manufacturing methods thereof according to embodiments of the present invention will now be described with reference to the accompanying drawings.
- A TFT array panel according to an embodiment of the present invention will be described in detail with reference to
FIGS. 1 , 2A, and 2B. -
FIG. 1 is a layout view of a lower panel of a TFT array panel according to an embodiment of the present invention,FIG. 2A is a sectional view of the TFT array panel shown inFIG. 1 taken along the line IIA-IIA′, andFIG. 2B is a sectional view of the TFT array panel shown inFIG. 1 taken along the lines IIB-IIB′ and IIB′-IIB″. - As shown in
FIGS. 1 , 2A and 2B, a plurality ofgate lines 121 and a plurality ofstorage electrode lines 131 are formed on an insulatingsubstrate 110 such as transparent glass. - The gate lines 121 extend substantially in a transverse direction and transmit gate signals. Each
gate line 121 includes a plurality ofgate electrodes 124 projecting in upward and downward directions. Eachgate line 121 further includes anend portion 129 having a large area for contact with another layer or a driving circuit. The gate lines 121 may also extend to be connected to a driving circuit that may be integrated on the lower panel of the TFT array panel. - The
storage electrode lines 131 extend substantially parallel to thegate lines 121 and are supplied with a predetermined voltage such as a common voltage, which is applied to a common electrode (not shown) on a common electrode panel (not shown). Eachstorage electrode line 131 includes a plurality ofexpansions 137 projecting in upward and downward directions. - The gate lines 121 and the
storage electrode lines 131 are preferably made of an Al-containing metal such as Al and an Al alloy, an Ag-containing metal such as Ag and an Ag alloy, a Cu-containing metal such as Cu and a Cu alloy, a Mo-containing metal such as Mo and a Mo alloy, Cr, Ti, or Ta. The gate lines 121 may have a multi-layered structure including two films having different physical characteristics. - One of the two films is preferably made of a low resistivity metal including an Al-containing metal, an Ag-containing metal, and a Cu-containing metal for reducing a signal delay or voltage drop in the gate lines 121. The other film is preferably made of a material such as a Mo-containing metal, Cr, Ta, or Ti, which has good physical, chemical, and electrical contact characteristics when combined with other materials such as indium tin oxide (ITO) and indium zinc oxide (IZO). Exemplary combinations of the two films include a lower Cr film and an upper Al (alloy) film, and a lower Al (alloy) film and an upper Mo (alloy) film, among others. It is to be understood to one of ordinary skill in the art, that the lower and upper films may be made of various metals or conductors.
- The lateral sides of the
gate lines 121 and thestorage electrode lines 131 are inclined relative to a surface of thesubstrate 110, and the inclination angle thereof ranges from about 30-80 degrees. Agate insulating layer 140 preferably made of silicon nitride (SiNx) is formed on thegate lines 121 and the storage electrode lines 131. - A plurality of
semiconductor stripes 151 are preferably made of hydrogenated amorphous silicon (a-Si) or polysilicon and are formed on thegate insulating layer 140. Eachsemiconductor stripe 151 extends substantially in the longitudinal direction and has a plurality ofprojections 154 branching out toward thegate electrodes 124. - A plurality of ohmic contact stripes and
islands semiconductor stripes 151. Eachohmic contact stripe 161 has a plurality ofprojections 163, and theprojections 163 and theohmic contact islands 165 are located in pairs on theprojections 154 of thesemiconductor stripes 151. - The lateral sides of the
semiconductor stripes 151 and theohmic contacts substrate 110, and the inclination angles thereof are preferably in a range from about 30-80 degrees. - A plurality of
data lines 171 and a plurality ofdrain electrodes 175, which are separated from thedata lines 171, are formed on theohmic contacts - The data lines 171 extend substantially in the longitudinal direction to transmit data voltages, and they intersect the gate lines 121. Each
data line 171 includes anend portion 179 having a large area for contact with another layer or an external device, and a plurality ofsource electrodes 173 projecting toward thegate electrodes 124. - Each
drain electrode 175 has awide end portion 177 and a linear end portion. Thewide end portion 177 has a large area for contact with theexpansions 137 of thestorage electrode line 131, and the linear end portion is partly enclosed by asource electrode 173 that is curved. - A
gate electrode 124, asource electrode 173, and adrain electrode 175 along with aprojection 154 of asemiconductor stripe 151 form a TFT having a channel formed in theprojection 154 disposed between thesource electrode 173 and thedrain electrode 175. - The data lines 171 and the
drain electrodes 175 are preferably made of a refractory metal such as Cr, Mo, Ti, Ta, or alloys thereof. However, they may have a multi-layered structure including a refractory metal film (not shown) and a low resistivity film (not shown). Examples of the multi-layered structures include a double-layered structure including a lower Cr/Mo (alloy) film and an upper Al (alloy) film, and a triple-layered structure including a lower Mo (alloy) film, an intermediate Al (alloy) film, and an upper Mo (alloy) film. - Similar to the
gate lines 121, thedata lines 171 and thedrain electrodes 175 have inclined edge profiles, and the inclination angles thereof range from about 30-80 degrees. - The
ohmic contacts underlying semiconductor stripes 151 and the overlyingconductors semiconductor stripes 151 and theconductors semiconductor stripes 151 have planar shapes similar to thedata lines 171 and thedrain electrodes 175 as well as the underlyingohmic contacts projections 154 of thesemiconductor stripes 151 include some exposed portions which are not covered by thedata lines 171 and thedrain electrodes 175. Some exposed portions are located between thesource electrodes 173 and thedrain electrodes 175. Alternatively, only theprojections 154 may be left to form contact islands without using other portions of thesemiconductor stripes 151. - As further shown in
FIGS. 1 , 2A and 2B, apassivation layer 180 is formed on thedata lines 171, thedrain electrodes 175, and the exposed portions of thesemiconductor stripes 151. Thepassivation layer 180 is preferably made of an inorganic insulator such as silicon nitride or silicon oxide, a photosensitive organic material having a good flatness characteristic, or a low dielectric insulating material having a dielectric constant lower than 4.0 such as a-Si:C:O and a-Si:O:F formed by plasma enhanced chemical vapor deposition (PECVD). Thepassivation layer 180 may have a double-layered structure including a lower inorganic film and an upper organic film so that it may take advantage of the characteristics of the organic film, and protect the exposed portions of thesemiconductor stripes 151. - The
passivation layer 180 has a plurality ofcontact holes 182 and a plurality ofopenings 187 exposing parts of theend portions 179 of thedata lines 171 and parts enclosed by thegate lines 121 and thedate lines 171, respectively. Thepassivation layer 180 and thegate insulating layer 140 have a plurality ofcontact holes 181 exposing parts of theend portions 129 of the gate lines 121. Theopenings 187 expose at least a part of thedrain electrodes 175 and thegate insulation layer 140. - A plurality of
pixel electrodes 190 are formed in theopenings 187, and a plurality ofcontact assistants pixel electrodes 190 and thecontact assistants pixel electrodes 190 are formed in theopenings 187 and thecontact assistants pixel electrodes 190 and thecontact assistants passivation layer 180. - The
pixel electrodes 190 are physically and electrically connected to thedrain electrodes 175, which are exposed through theopenings 187, such that thepixel electrodes 190 receive the data voltages from thedrain electrodes 175. Thepixel electrodes 190 are supplied with the data voltages that generate electric fields in cooperation with a common electrode (not shown) supplied with a common voltage for determining the orientations of liquid crystal molecules (not shown) disposed between one of thepixel electrodes 190 and the common electrode or yield currents in a light emitting layer (not shown) to emit light. - Regarding an LCD, a
pixel electrode 190 and a common electrode form a capacitor called a “liquid crystal capacitor,” which stores applied voltages after turning-off of the TFT. An additional capacitor called a “storage capacitor,” which is connected in parallel to the liquid crystal capacitor, is provided for enhancing the voltage storing capacity of the liquid crystal capacitor. The storage capacitor is implemented by overlapping thepixel electrodes 190 with thestorage electrode lines 131 and thedrain electrodes 175 connected to thepixel electrodes 190 with the storage electrode lines 131. - Since the
expansions 137 of thestorage electrode lines 131 overlap thewide end portions 177 of thedrain electrodes 175, and only thegate insulating layer 140 without thepassivation layer 180 remains between thepixel electrodes 190 and thestorage electrode lines 131, the distance between thepixel electrodes 190 and thestorage electrode lines 131 is decreases, thus the capacitance of the storage capacitors is large. - When the
gate insulating layer 140 without thepassivation layer 180 remains between thepixel electrodes 190 and thestorage electrode lines 131, theexpansions 177 of thedrain electrodes 175 connected to thepixel electrodes 190 overlap thestorage electrode lines 131 across thegate insulating layer 140. - The
contact assistants end portions 129 of thegate lines 121 and the exposed parts of theend portions 179 of thedata lines 171 through the contact holes 181 and 182, respectively. Thecontact assistants end portions end portions - Now, a method of manufacturing the TFT array panel shown in
FIGS. 1-2B will be described in detail with reference toFIGS. 3-11B . -
FIG. 3 is a layout view of the TFT array panel shown inFIGS. 1 , 2A and 2B during intermediate manufacturing steps according to an embodiment of the present invention.FIG. 4A is a sectional view of the TFT array panel shown inFIG. 3 taken along the line IVA-IVA′ andFIG. 4B is a sectional view of the TFT array panel shown inFIG. 3 taken along the lines IVB-IVB′ and IVB′-IVB″. - Referring to
FIGS. 3 , 4A, and 4B, a conductive layer preferably made of metal is deposited by performing a sputtering process, etc., on an insulatingsubstrate 110 preferably made of a transparent glass. The conductive layer may have a thickness of about 1500-5000 Å. The conductive layer is then subjected to lithography and etching to form a plurality ofgate lines 121 includinggate electrodes 124 and anend portion 129, and a plurality ofstorage electrode lines 131 includingexpansions 137. -
FIG. 5A is a sectional view of the TFT array panel shown inFIG. 3 taken along the line IVA-IVA′ andFIG. 5B is a sectional view of the TFT array panel shown inFIG. 3 taken along the lines IVB-IVB′ and IVB′-IVB″. The sectional views ofFIGS. 5A and 5B illustrate the step following the step shown inFIGS. 4A and 4B . - Referring to
FIGS. 5A and 5B , agate insulating layer 140, an intrinsica-Si layer 150, and an extrinsica-Si layer 160 are sequentially deposited by CVD. Thegate insulating layer 140 is preferably made of silicon nitride and has a thickness of about 2000-5000 Å. The deposition temperature of thegate insulating layer 140 is preferably in a range from about 250-450° C. - A
conductive layer 170 preferably made of metal is then deposited by performing a sputtering process, etc., and aphotoresist film 40 with a thickness of about 1-2 microns is coated on theconductive layer 170. - The
photoresist film 40 is exposed to light through a photomask (not shown), and developed such that the photoresist has a position-dependent thickness. The photoresist shown inFIGS. 5A and 5B includes a plurality of first to third portions in order of decreasing thickness. The first portions located on wire areas A and the second portions located on channel areas B are indicated byreference numerals conductive layer 170 can be exposed. The thickness ratio of thesecond portions 44 to thefirst portions 42 is adjusted depending upon the conditions in a subsequent process steps. It is preferable that the thickness of thesecond portions 44 is equal to or less than half of the thickness of thefirst portions 42, and in particular, equal to or less than 4000 Å. - The position-dependent thickness of the photoresist is obtained by several techniques, which include for example, providing translucent areas on the exposure mask as well as by providing light transmitting areas and light blocking opaque areas on the exposure mask. The translucent areas may have a slit pattern, a lattice pattern, or have a thin film or films with intermediate transmittances or thickness. When using a slit pattern, it is preferable that the width of the slits or the distance between the slits is smaller than the resolution of a light exposure used for the photolithography. As another example, a reflowable photoresist may be used. For example, when a photoresist pattern made of a reflowable material is formed by using a normal exposure mask with only transparent areas and opaque areas, it is subject to a reflow process where the reflowable material flows onto areas not including the photoresist, thereby forming thin portions of photoresist.
- The different thicknesses of the
photoresist portions data lines 171 includingsource electrodes 173 and endportions 179, a plurality ofdrain electrodes 175 andwide end portions 177, as well as a plurality ofohmic contact stripes 161 includingprojections 163, a plurality ofohmic contact islands 165, and a plurality ofsemiconductor stripes 151 includingprojections 154 may be obtained as shown inFIGS. 6 , 7A, and 7B by performing a series of etching steps. - As shown,
FIG. 6 is a layout view of the TFT array panel shown inFIGS. 1 , 2A and 2B during intermediate manufacturing steps according to an embodiment of the present invention.FIG. 7A is a sectional view of the TFT array panel shown inFIG. 6 taken along the line VIIA-VIIA′ andFIG. 7B is a sectional view of the TFT array panel shown inFIG. 6 taken along the lines VIIB-VIIB′ and VIIB′-VIIB″. - For descriptive purposes, portions of the
conductive layer 170, theextrinsic a-Si layer 160, and theintrinsic a-Si layer 150 on the wire areas A (ofFIGS. 5A and 5C ) are referred to as first portions, portions of theconductive layer 170, theextrinsic a-Si layer 160, and theintrinsic a-Si layer 150 on the channel areas B (ofFIG. 5A ) are referred to as second portions, and portions of theconductive layer 170, theextrinsic a-Si layer 160, and theintrinsic a-Si layer 150 on the remaining areas C (ofFIGS. 5A and 5B ) are referred to as third portions. - An exemplary sequence of forming the TFT array panel of
FIG. 6 is as follows: - (1) Remove the third portions of the
conductive layer 170, theextrinsic a-Si layer 160, and theintrinsic a-Si layer 150 on the wire areas A; - (2) Remove the
second portions 44 of the photoresist; - (3) Remove the second portions of the
conductive layer 170 and theextrinsic a-Si layer 160 on the channel areas B; and - (4) Remove the
first portions 42 of the photoresist. - Another exemplary sequence of forming the TFT array panel of
FIG. 6 is as follows: - (1) Remove the third portions of the
conductive layer 170; - (2) Remove the
second portions 44 of the photoresist; - (3) Remove the third portions of the
extrinsic a-Si layer 160 and theintrinsic a-Si layer 150; - (4) Remove the second portions of the
conductive layer 170; - (5) Remove the
first portions 42 of the photoresist; and - (6) Remove the second portions of the
extrinsic a-Si layer 160. - The removal of the
second portions 44 of the photoresist is performed either simultaneously with or independent from the removal of the third portions of theextrinsic a-Si layer 160 and of theintrinsic a-Si layer 150. Similarly, the removal of thefirst portions 42 of the photoresist is performed either simultaneously with or independent from the removal of the second portions of theextrinsic a-Si layer 160. For example, a gas mixture of SF6 and HC1 or SF6 and O2 may be used to etch the photoresist and the a-Si layers 150 and 160 with substantially equal etch ratios when removing thefirst portions 42 of the photoresist. - Residue of the photoresist left on the surface of the
conductive layer 170 may be removed by performing an ashing process, etc. -
FIG. 8A is a sectional view of the TFT array panel shown inFIG. 6 taken along the line VIIA-VIIA′ andFIG. 8B is a sectional view of the TFT array panel shown inFIG. 6 taken along the lines VIIB-VIIB′ and VIIB′-VIIB″. The sectional views ofFIGS. 8A and 8B illustrate the step following the step shown inFIGS. 7A and 7B . - Referring to
FIGS. 8A and 8B , apassivation layer 180 is deposited and apositive photoresist film 50 is coated. Thereafter, aphotomask 60 is aligned with thesubstrate 110. - The
photomask 60 includes atransparent substrate 61 and an opaquelight blocking film 62, and it is divided into light transmitting areas TA, light blocking areas BA, and translucent areas SA. Thelight blocking film 62 is not disposed on the light transmitting areas TA, but it is disposed on the light blocking areas BA and the translucent areas SA. Thelight blocking film 62 is a wide area having a width larger than a predetermined value of the light blocking areas BA, and it includes a plurality of areas having widths or distances smaller than a predetermined value to form slits. The translucent areas SA face the areas enclosed by thegate lines 121 and thedata lines 171, the light transmitting areas TA face theend portions 129 of thegate lines 121 and theend portions 179 of thedata lines 171, and the light blocking areas BA face remainingportions photoresist 50. - The
photoresist 50 is exposed to light through thephotomask 60, and it is developed such that portions of thephotoresist 50 that receive a predetermined amount of light are removed. Referring toFIGS. 8A and 8B , portions of thephotoresist 50 facing the light transmitting areas TA are removed, portions of thephotoresist 50 facing the translucent areas SA have reduced thicknesses, and portions of thephotoresist 50 facing the light blocking areas BA remain. InFIGS. 8A and 8B , the hatched portions indicate the portions of thephotoresist 50 that have been removed after development. -
FIG. 9 is a layout view of the TFT array panel shown inFIGS. 1 , 2A and 2B during intermediate manufacturing steps according to an embodiment of the present invention.FIG. 10A is a sectional view of the TFT array panel shown inFIG. 9 taken along the line XA-XA′ andFIG. 10B is a sectional view of the TFT array panel shown inFIG. 9 taken along the lines XB-XB′ and XB′-XB″. - Referring to
FIGS. 9 , 10A, and 10B, thepassivation layer 180 is etched using the remainingportions photoresist 50 as an etch mask to form upper side walls of a plurality ofcontact holes 181 exposing theend portions 129 of thegate lines 121 and a plurality ofcontact holes 182 exposing theend portions 179 of thedata lines 171, respectively. When thepassivation layer 180 is etched using the remainingportions photoresist 50 as an etch mask, as shown inFIG. 10B , since portions of thegate insulating layer 140 are etched along with thepassivation layer 180, thegate insulating layer 140 may have a reduced thickness. -
FIG. 11A is a sectional view of the TFT array panel shown inFIG. 9 taken along the line XA-XA′ andFIG. 11B is a sectional view of the TFT array panel shown inFIG. 9 taken along the lines XB-XB′ and XB′-XB″. The sectional views ofFIGS. 11A and 11B illustrate the step following the step shown inFIGS. 10A and 10B . - Referring to
FIGS. 11A and 11B , the remainingthin portions 54 of thephotoresist 50 are removed by performing an ashing process, etc., and the thickness of the remainingthick portions 52 is decreased. -
FIG. 12A is a sectional view of the TFT array panel shown inFIG. 9 taken along the line XA-XA′ andFIG. 12B is a sectional view of the TFT array panel shown inFIG. 9 taken along the lines XB-XB′ and XB′-XB″. The sectional views ofFIGS. 12A and 12B illustrate the step following the step shown inFIGS. 11A and 11B . - Referring to
FIGS. 12A and 12B , thepassivation layer 180 andgate insulating layer 140 are etched using the remainingportions 52 of thephotoresist 50 as an etch mask. As a result, theopenings 187 expose portions of thegate insulating layer 140 in areas enclosed by thegate lines 121 and thedata lines 171, and the contact holes 181 expose theend portions 129 of the gate lines 121. Thus, thegate insulating layer 140 remains in theopenings 187 such that thestorage electrode lines 131 are not exposed. -
FIG. 13A is a sectional view of the TFT array panel shown inFIG. 9 taken along the line XA-XA′ andFIG. 13B is a sectional view of the TFT array panel shown inFIG. 9 taken along the lines XB-XB′ and XB′-XB″. The sectional views ofFIGS. 13A and 13B illustrate the step following the step shown inFIGS. 12A and 12B . - Referring to
FIGS. 13A and 13B , aconductive film 90 preferably made of IZO, ITO, or amorphous ITO is deposited by performing a sputtering process, etc. - The
conductive film 90 includesfirst portions 91 disposed on thephotoresist 52 and remainingsecond portions 92. Since the height difference between the surface and the bottom of thephotoresist 52 is large due to the thickness of thephotoresist 52, thefirst portions 91 and thesecond portions 92 of theconductive film 90 are separated from each other at least in part to form gaps therebetween, and lateral sides of thephotoresist 52 are exposed at least in part. - The
substrate 110 is then dipped into a developer such that the developer infiltrates into thephotoresist 52 through the exposed lateral sides of thephotoresist 52 to remove thephotoresist 52. At this time, thefirst portions 91 of theconductive film 90 disposed on thephotoresist 52 come off along with thephotoresist 52. This process is referred to as “lift-off.” As a result, only thesecond portions 92 of theconductive film 90 are left to form a plurality ofpixel electrodes 190 and a plurality ofcontact assistants FIGS. 1 , 2A, and 2B. - According to the method of manufacturing the TFT array panel according to an embodiment of the present invention, since the
passivation layer 180 between thepixel electrodes 190 and thestorage electrode lines 131 is removed and only thegate insulating layer 140 remains therebetween, distances between thepixel electrodes 190 and thestorage electrode lines 131 are short and the capacitance of the storage capacitors is large. Thus, as the size of thestorage electrode lines 131 decreases, the aperture ratio of a pixel increases. In addition, since portions of thegate insulating layer 140 in theopenings 187 remain to enable formation of thestorage electrode lines 131 under thegate insulating layer 140, the storage capacitors are formed by overlapping thestorage electrode lines 131 and thepixel electrode 190. - Moreover, since the method of manufacturing the TFT array panel according to an embodiment of the present invention simultaneously forms the
data lines 171, thedrain electrodes 175, thesemiconductor stripes 151, and theohmic contacts pixel electrodes 190 and thecontact assistants - The TFT array panel of the present invention can be employed with a number of display devices such as LCDs and OLEDs. For example, when used with an OLED display device, each pixel of the OLED may include at least two thin film transistors including a first thin film transistor connected to gate lines and data lines and a second thin film transistor connected to pixel electrodes. In addition, each pixel may include an organic light emitting member disposed between the pixel electrode and common electrode.
- While the present invention has been shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.
Claims (8)
1. A thin film transistor array panel comprising:
a gate line and a storage electrode line formed on a substrate;
a gate insulating layer formed on the gate line and the storage electrode line;
a semiconductor layer formed on the gate insulating layer;
a data line and a drain electrode formed on the semiconductor layer;
a passivation layer formed on the data line and a first portion of the drain electrode; and
a pixel electrode formed on the gate insulating layer and a second portion of the drain electrode and separated from the passivation layer,
wherein the pixel electrode has a border substantially equal to that of the passivation layer.
2. The panel of claim 1 , wherein the passivation layer and the gate insulating layer have contact holes exposing a portion of the gate line and a portion of the data line, and
wherein the panel further comprises contact assistants formed in the contact holes, wherein the contact assistants have borders substantially equal to those of the contact holes.
3. The panel of claim 1 , wherein the second portion of the drain electrode overlaps the storage electrode line.
4. The panel of claim 3 , wherein the second portion of the drain electrode has a wider width than that of the remaining drain electrode, and
a portion of the storage electrode line which is overlapped with the drain electrode has a wider width than that of the remaining storage electrode line.
5. The panel of claim 1 , wherein the semiconductor layer has substantially the same planar shape as the data line and the drain electrode.
6. The panel of claim 1 , wherein the panel is for a liquid crystal display.
7. The panel of claim 1 , wherein the panel is for an organic light emitting display.
8. The panel of claim 1 , further comprising:
a storage capacitor formed between the storage electrode line and the pixel electrode.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/207,869 US20090002587A1 (en) | 2004-08-19 | 2008-09-10 | Thin film transistor array panel and a manufacturing method thereof |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2004-0065391 | 2004-08-19 | ||
KR1020040065391A KR20060016920A (en) | 2004-08-19 | 2004-08-19 | Thin film transistor array panel and manufacturing method thereof |
US11/207,522 US7435629B2 (en) | 2004-08-19 | 2005-08-19 | Thin film transistor array panel and a manufacturing method thereof |
US12/207,869 US20090002587A1 (en) | 2004-08-19 | 2008-09-10 | Thin film transistor array panel and a manufacturing method thereof |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/207,522 Division US7435629B2 (en) | 2004-08-19 | 2005-08-19 | Thin film transistor array panel and a manufacturing method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090002587A1 true US20090002587A1 (en) | 2009-01-01 |
Family
ID=36152979
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/207,522 Expired - Fee Related US7435629B2 (en) | 2004-08-19 | 2005-08-19 | Thin film transistor array panel and a manufacturing method thereof |
US12/207,869 Abandoned US20090002587A1 (en) | 2004-08-19 | 2008-09-10 | Thin film transistor array panel and a manufacturing method thereof |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/207,522 Expired - Fee Related US7435629B2 (en) | 2004-08-19 | 2005-08-19 | Thin film transistor array panel and a manufacturing method thereof |
Country Status (4)
Country | Link |
---|---|
US (2) | US7435629B2 (en) |
JP (1) | JP2006072355A (en) |
KR (1) | KR20060016920A (en) |
CN (1) | CN100487887C (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130099241A1 (en) * | 2009-11-17 | 2013-04-25 | Lg Display Co., Ltd. | Array substrate for liquid crystal display device and method of fabricating the same |
US8908117B2 (en) | 2010-11-04 | 2014-12-09 | Mitsubishi Electric Corporation | Thin film transistor array substrate and liquid crystal display apparatus comprising a transparent conductive film pattern having a first type pattern and a second type pattern |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101263193B1 (en) * | 2006-05-02 | 2013-05-10 | 삼성디스플레이 주식회사 | Method for manufacturing display substrate, display substrate |
KR20080018496A (en) * | 2006-08-24 | 2008-02-28 | 삼성전자주식회사 | Method of fabricating display substrate |
KR101209045B1 (en) * | 2006-09-15 | 2012-12-10 | 삼성디스플레이 주식회사 | Thin film transistor array panel and manufacturing Method thereof |
TWI325638B (en) * | 2007-01-22 | 2010-06-01 | Au Optronics Corp | Method for manufacturing pixel structure |
TWI334647B (en) * | 2007-03-03 | 2010-12-11 | Au Optronics Corp | Method for manufacturing pixel structure |
KR101474774B1 (en) * | 2008-07-07 | 2014-12-19 | 삼성디스플레이 주식회사 | Thin film transistor substrate and method for fabricating the same |
KR101484063B1 (en) * | 2008-08-14 | 2015-01-19 | 삼성디스플레이 주식회사 | Thin film transistor array panel and method of fabricating the same |
KR101518742B1 (en) * | 2008-09-19 | 2015-05-11 | 삼성디스플레이 주식회사 | Display device and driving method thereof |
CN102116981B (en) * | 2009-12-30 | 2014-08-06 | 乐金显示有限公司 | Thin film transistor array substrate and method for fabricating the same |
CN102109721B (en) * | 2010-11-22 | 2013-04-24 | 深圳市华星光电技术有限公司 | Method for manufacturing pixel array of liquid crystal display |
KR102071008B1 (en) * | 2013-04-10 | 2020-01-30 | 삼성디스플레이 주식회사 | Thin film transistor array panel and manufacturing method thereof |
CN104122694A (en) * | 2013-06-06 | 2014-10-29 | 深超光电(深圳)有限公司 | Array substrate of liquid crystal display and manufacturing method of array substrate |
CN103531593B (en) * | 2013-10-29 | 2015-03-04 | 京东方科技集团股份有限公司 | Pixel structure, array substrate, display device and manufacturing method of pixel structure |
US9336709B2 (en) | 2014-04-25 | 2016-05-10 | Apple Inc. | Displays with overlapping light-emitting diodes and gate drivers |
KR101737865B1 (en) * | 2014-07-30 | 2017-05-22 | 엘지디스플레이 주식회사 | Organic light emitting display panel |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6287899B1 (en) * | 1998-12-31 | 2001-09-11 | Samsung Electronics Co., Ltd. | Thin film transistor array panels for a liquid crystal display and a method for manufacturing the same |
US7205570B2 (en) * | 2002-07-19 | 2007-04-17 | Samsung Electronics Co., Ltd. | Thin film transistor array panel |
EP1394597B1 (en) * | 2002-09-02 | 2011-03-23 | Samsung Electronics Co., Ltd. | Contact structure of semiconductor device, manufacturing method thereof, thin film transistor array panel including contact structure, and manufacturing method thereof |
KR100905470B1 (en) * | 2002-11-20 | 2009-07-02 | 삼성전자주식회사 | Thin film transistor array panel |
KR100925458B1 (en) * | 2003-01-17 | 2009-11-06 | 삼성전자주식회사 | Thin film transistor array panel and method manufacturing the same |
KR100935670B1 (en) * | 2003-04-04 | 2010-01-07 | 삼성전자주식회사 | Liquid crystal display, thin film transistor array panel and method for manufacturing the same |
US7023016B2 (en) * | 2003-07-02 | 2006-04-04 | Samsung Electronics Co., Ltd. | Thin film transistor array panel and manufacturing method thereof |
-
2004
- 2004-08-19 KR KR1020040065391A patent/KR20060016920A/en not_active Application Discontinuation
-
2005
- 2005-08-19 US US11/207,522 patent/US7435629B2/en not_active Expired - Fee Related
- 2005-08-19 JP JP2005238543A patent/JP2006072355A/en not_active Withdrawn
- 2005-08-19 CN CNB2005101038488A patent/CN100487887C/en not_active Expired - Fee Related
-
2008
- 2008-09-10 US US12/207,869 patent/US20090002587A1/en not_active Abandoned
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130099241A1 (en) * | 2009-11-17 | 2013-04-25 | Lg Display Co., Ltd. | Array substrate for liquid crystal display device and method of fabricating the same |
US8969876B2 (en) * | 2009-11-17 | 2015-03-03 | Lg Display Co., Ltd. | Array substrate for liquid crystal display device and method of fabricating the same |
US8908117B2 (en) | 2010-11-04 | 2014-12-09 | Mitsubishi Electric Corporation | Thin film transistor array substrate and liquid crystal display apparatus comprising a transparent conductive film pattern having a first type pattern and a second type pattern |
Also Published As
Publication number | Publication date |
---|---|
CN100487887C (en) | 2009-05-13 |
CN1761050A (en) | 2006-04-19 |
US7435629B2 (en) | 2008-10-14 |
KR20060016920A (en) | 2006-02-23 |
JP2006072355A (en) | 2006-03-16 |
US20060038178A1 (en) | 2006-02-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7435629B2 (en) | Thin film transistor array panel and a manufacturing method thereof | |
US7172913B2 (en) | Thin film transistor array panel and manufacturing method thereof | |
US8089072B2 (en) | Thin film transistor array panel and manufacturing method thereof | |
US7615784B2 (en) | Thin film transistor array panel and manufacturing method thereof | |
US8164097B2 (en) | Thin film transistor array panel and manufacturing method thereof | |
US7425476B2 (en) | Manufacturing method of a thin film transistor array panel | |
US7422916B2 (en) | Method of manufacturing thin film transistor panel | |
US7501297B2 (en) | Thin film transistor array panel and manufacturing method thereof | |
US7371592B2 (en) | Manufacturing method of thin film transistor array panel using an optical mask | |
US7932965B2 (en) | Thin film transistor array panel and method for manufacturing the same | |
US8405082B2 (en) | Thin film transistor array substrate and manufacturing method thereof | |
US20070082434A1 (en) | Manufacturing of thin film transistor array panel | |
US7541225B2 (en) | Method of manufacturing a thin film transistor array panel that includes using chemical mechanical polishing of a conductive film to form a pixel electrode connected to a drain electrode | |
US20070093005A1 (en) | Thin film transistor panel and method of manufacture | |
US6870187B2 (en) | Thin film transistor array panel and manufacturing method thereof | |
US20070128551A1 (en) | Manufacturing method of thin film transistor array panel | |
US7846784B2 (en) | Thin film transistor array panel and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION |