US20080301616A1 - Layout Generator for Routing and Designing an LSI - Google Patents
Layout Generator for Routing and Designing an LSI Download PDFInfo
- Publication number
- US20080301616A1 US20080301616A1 US12/099,998 US9999808A US2008301616A1 US 20080301616 A1 US20080301616 A1 US 20080301616A1 US 9999808 A US9999808 A US 9999808A US 2008301616 A1 US2008301616 A1 US 2008301616A1
- Authority
- US
- United States
- Prior art keywords
- instances
- layout
- instance
- lsi
- wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/394—Routing
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
- This application is a division of U.S. Ser. No. 10/983,819 filed Nov. 8, 2004, entitled Automatic Method for Routing and Designing an LSI, claiming priority of EPO 03104166.8
- The present invention relates in general to an automated layout generator utilized for routing and designing an LSI. More particularly, the present invention relates to a layout generator which considers and uses interdependencies between routing and designing of the instances of books to be routed. Specifically, the present invention employs a routing which provides design parameters for the layout of the instances to optimize the density of the circuits and wiring on the chip overall.
- Besides, the present invention relates to a wiring tool for routing the instances of the books of an LSI and to a layout generator for creating the layout of the instances of the books of an LSI, which are especially designed to carry out an automated method for routing and designing an LSI according to the present invention.
- The growing complexity of integrated circuits is limited by the density of local wiring but not by the density of silicon used for circuits. If the area used for circuits exceeds about 60% of the chip area it becomes very difficult if not impossible to connect these circuits. So any increase of the wiring density will increase the density of the circuits on the chip overall.
- State of the art is that the instances of the circuits or books placed on a chip are fully designed and have static pin locations. To interconnect the corresponding pins, a wiring tool or a circuit designer manually retrieves the pin locations and routes the wires according to free wiring channels. If a conflict-free wiring within one wiring level is not possible, the wiring tool changes the wiring layer by using vias to connect all corresponding pins. Vias are small vertical connectors between wiring layers and thus critical I manufacturing. Each via needs to have a certain distance to the next via which is higher than the required distance between two wires. As vias are one of the main yield limiting factors of a design, it is often mandatory to add redundant vias to increase the overall yield. In these cases the via spacing rule becomes more important and more chip area is needed to allow the wiring. In a full custom design it is also possible to duplicate the book under a different name and modify the pin locations in the copy manually.
- U.S. Pat. No. 6,440,707 describes an automated method for routing and designing an LSI in which, first, an initial routing is performed on a net. If a design rule error exists in a wire already routed as a result of initial routing, said wire is removed. Next, the terminals of the removed wire are examined whether they are movable, which means freely placeable within a predetermined region of the design of the instances to be connected. If at least one of said terminals is movable, it is displaced within the predetermined region and the removed wire is re-routed such that the displaced movable terminal is interconnected to the other terminal. Thus, the movable terminal can be located at an appropriate position within the predetermined region in accordance with the situation of surrounding wires.
- The routing method disclosed in U.S. Pat. No. 6,440,707 is based on fully designed instances of books to be routed. A “book” is herein defined as a switching element (transistor etc) or a logical unit (gate, latch like XOR or NAND gates) based on which a circuit design can be generated. A designed circuit insofar represents a library consisting of a multitude of books. The pin locations are either static, which means fixed, or movable which means the pin location can vary as long as it is placed within a defined region of the fully designed instance. For initial routing the movable pin locations are set according to design rules which have to consider the given layout of the instances. Only if a design rule error occurs after initial routing the possibility of displacing the already existing pins will be considered.
- Starting from this, the object of the present invention is to provide an automated method for routing and designing an LSI which allows a further increase of the wiring density and thus a further increase of the density of the circuits on the chip overall. Besides, the present invention provides a wiring tool and a layout generator which are especially designed to carry out the method according to the present invention.
- The foregoing objects are achieved by a method and a wiring tool and a layout generator as laid out in the independent claims. Further advantageous embodiments of the present invention are described in the subclaims and are taught in the following description.
- According to the present invention a method is provided for routing and designing an LSI (Large Scale Integrated Circuit), which uses so called generics of the instances of books to be located and connected on the chip. A generic of an instance represents an area defined according to the measurements of said instance. First, generics of the instances to be connected are located on the chip. Then, an initial route between said instances is generated by optimizing the route between the corresponding generics according to given design rules. Thereby, it is possible to determine optimized pin locations for said instances. Only then, by considering said optimized pin locations, a layout for each of said instances is generated in place of the corresponding generics. Finally, the actually generated pins are connected with the corresponding ends of the initial route.
- This approach of routing and designing an LSI is based on the idea of an automatic interaction between the wiring tool and a generator. The layout generator creates a layout for an instance based on parameters obtained by the wiring tool especially for the individual wiring situation of said instance. Thus, multiple instances of the same book can have different parameter settings, especially different pin locations, and different layout appearances.
- As a consequence in a custom design environment, there is no need to copy and modify the original book if a different pin location is desired for another instance of a book. Also, it is not necessary to maintain multiple copies of the same book with only minor differences. As only one book needs to be designed and maintained, the design time can be reduced as well as the data volume of the design data.
- In an ASIC design environment where it is not possible to copy and manually modify the common books, the method proposed by the invention simplifies the wiring situation and therefore reduces the complexity of the wiring needed in several different aspects. One aspect is that the method according to the present invention uses less wiring tracks to make all necessary connections. Besides, if pins can be switched per instance, potentially more wires can be routed straight to their pins. Another aspect is that the number of required wiring layers is reduced and therefore the number of vias, which imply via spacing design rules. Each of these aspects contributes to an increase of wiring density and thus of the density of the circuits on the chip overall.
- The integration of more circuits on the same chip size will lead to a higher functionality of the chips, on the one hand. On the other hand, an increase of chip density may reducer the chip size which implies reduced manufacturing costs due to higher yield since there is a constant number of defects per wafer area. Also, a reduced number of vias on the chip will lead to a higher yield, as vias are one of the main yield limiting factors of a design.
- A mixed design environment with custom and ASIC elements combines the advantages mentioned above.
- As mentioned above the initial route between two instances is generated by considering given design rules. In an advantageous embodiment of the present invention the following design rules are considered:
-
- minimum/maximum width and spacing of wires;
- the length of the initial route should be as short as possible,
- the position of the initial route should be available in one layer,
- the initial route is positioned in a predetermined layer. In this context it should be mentioned that it is also possible to consider less, more or different design rules by generating an initial route without leaving the scope of protection of the claimed invention.
- The particular steps of the automatic method for routing and designing an LSI proposed by the present invention can be carried out by different tools of a computer system. In an advantageous embodiment of the present invention a wiring tool generates the initial route, determines the optimized pin location of an instance and passes the coordinates of said optimized pin location to a layout generator. Then this layout generator can create the layout of said instance by considering the optimized pin location determined by the wiring tool.
- The connection between the actually generated pins of the instances and the corresponding ends of the initial route can be generated by the layout generator. In this case the layout generator has to create a layout for the area of the instances and besides a layout for a frame area surrounding the area of the instances and touching or including the corresponding ends of the initial route. Here, the layout generator uses the information about the optimized pin locations received from the wiring tool once for creating a layout of the instances and again for the final routing of the actually generated pins.
- In another embodiment of the present invention the wiring tool connects the actually generated pins with the corresponding ends of the initial route. Therefore, the layout generator has to pass the coordinates of the actually generated pins to the wiring tool. Only then, the wiring tool is able to generate the connections necessary.
- The above, as well as additional objectives, features and advantages of the present invention, will be apparent in the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:
-
FIG. 1 a shows a flow chart illustrating the particular steps of an automated method for routing and designing an LSI according to the present invention; -
FIG. 1 b shows two instances of books to be routed and designed at consecutive states of processing which correspond to the steps illustrated inFIG. 1 a. - In the hereinafter described example the processing of an LSI starts with the location of the instances of books to be connected. As these instances are not yet fully designed they are called generics in terms of the present invention. A generic of an instance represents an area on the chip where this instance shall be created during processing. Therefore, the area of a generic is defined according to the measurements of the corresponding instance. In
step 1 of the flow chart ofFIG. 1 a the generics of twoinstances instances - In the
next step 2 aninitial route 12 is generated between saidinstances blockage 13 is located between theinstances instances initial route 12 detours theblockade 13. - On the base of the position and layout of the generated
initial route 12 it is now possible to determine an optimized pin location for each of theinstances step 3 the coordinates of these optimized pin locations are passed to a layout generator together with a request for corresponding pin locations to the instances. This is indicated by thearrows 14 inFIG. 1 b. - Then, the layout generator creates the layout for each of the
instances instance 10, thepin 15 could be created at the desired location. In case ofinstance 11, the desired pin location was not available.Pin 16 had to be created a little bit displaced to this desired location. The rest of the layout of theinstances - In
step 4 the layout generator returns the actual pin locations that were available to the wiring tool, what is indicated by thearrows 17. - In
step 5 the wiring tool does thefinal route 18 to the actual pin locations which means connecting the actually generated pins 15 and 16 with the corresponding ends of theinitial route 12. - As the actual wiring length can easily be determined by the wiring tool used according to the present invention the driver of the so generated net can automatically be adapted to the chosen wiring solution.
- As described above, the idea of the invention is that pin locations are dynamic and can be set according to the placement and wiring situation. This can be achieved by layout generators that can handle a set of parameters and create a layout on the fly.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/099,998 US20080301616A1 (en) | 2003-12-11 | 2008-04-09 | Layout Generator for Routing and Designing an LSI |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP03104166 | 2003-12-11 | ||
US10/983,819 US7401312B2 (en) | 2003-12-11 | 2004-11-08 | Automatic method for routing and designing an LSI |
US12/099,998 US20080301616A1 (en) | 2003-12-11 | 2008-04-09 | Layout Generator for Routing and Designing an LSI |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/983,819 Division US7401312B2 (en) | 2003-12-11 | 2004-11-08 | Automatic method for routing and designing an LSI |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080301616A1 true US20080301616A1 (en) | 2008-12-04 |
Family
ID=34639305
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/983,819 Expired - Fee Related US7401312B2 (en) | 2003-12-11 | 2004-11-08 | Automatic method for routing and designing an LSI |
US12/099,998 Abandoned US20080301616A1 (en) | 2003-12-11 | 2008-04-09 | Layout Generator for Routing and Designing an LSI |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/983,819 Expired - Fee Related US7401312B2 (en) | 2003-12-11 | 2004-11-08 | Automatic method for routing and designing an LSI |
Country Status (1)
Country | Link |
---|---|
US (2) | US7401312B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090030624A1 (en) * | 2007-05-16 | 2009-01-29 | Jane He | Systems and methods for validating power integrity of integrated circuits |
US20100077373A1 (en) * | 2008-09-24 | 2010-03-25 | Fujitsu Limited | Wiring information generating apparatus, method and program |
US20120221994A1 (en) * | 2011-02-28 | 2012-08-30 | Suparn Vats | Wire Routing Using Virtual Landing Pads |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7448012B1 (en) | 2004-04-21 | 2008-11-04 | Qi-De Qian | Methods and system for improving integrated circuit layout |
KR102494048B1 (en) | 2016-01-11 | 2023-02-01 | 삼성전자주식회사 | Method for designing routing between pins of semiconductor device and design system |
CN111199133B (en) * | 2019-12-27 | 2023-09-15 | 成都锐成芯微科技股份有限公司 | Automatic wiring and winding method |
Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4831543A (en) * | 1986-02-21 | 1989-05-16 | Harris Semiconductor (Patents) Inc. | Hierarchical net list derivation system |
US5638293A (en) * | 1994-09-13 | 1997-06-10 | Lsi Logic Corporation | Optimal pad location method for microelectronic circuit cell placement |
US5757658A (en) * | 1996-03-06 | 1998-05-26 | Silicon Graphics, Inc. | Procedure and system for placement optimization of cells within circuit blocks by optimizing placement of input/output ports within an integrated circuit design |
US6298468B1 (en) * | 1999-05-04 | 2001-10-02 | Prosper Design Systems Pte. Ltd. | Placement-based pin optimization method and apparatus for computer-aided circuit design |
US20010049815A1 (en) * | 1997-05-27 | 2001-12-06 | Noriko Shinomiya | Method and apparatus for designing lsi layout, cell library for designing lsi layout and semiconductor integrated circuit |
US6330708B1 (en) * | 1998-09-17 | 2001-12-11 | International Business Machines Corporation | Method for preparing command files for photomask production |
US20020010901A1 (en) * | 1999-12-27 | 2002-01-24 | Yukio Otaguro | Method and computer program product for estimating wire loads and method and computer program product for inserting repeater cells |
US6349403B1 (en) * | 1998-12-18 | 2002-02-19 | Synopsys, Inc. | Interative, gridless, cost-based layer assignment coarse router for computer controlled IC design |
US6378115B1 (en) * | 1998-06-19 | 2002-04-23 | Fujitsu Limited | LSI manufacturing method and recording medium for storing layout software |
US6415426B1 (en) * | 2000-06-02 | 2002-07-02 | Incentia Design Systems, Inc. | Dynamic weighting and/or target zone analysis in timing driven placement of cells of an integrated circuit design |
US20020087940A1 (en) * | 2000-09-06 | 2002-07-04 | Greidinger Yaacov I. | Method for designing large standard-cell based integrated circuits |
US6460169B1 (en) * | 1999-10-21 | 2002-10-01 | International Business Machines Corporation | Routing program method for positioning unit pins in a hierarchically designed VLSI chip |
US6505335B1 (en) * | 2000-04-17 | 2003-01-07 | Mitsubishi Denki Kabushiki Kaisha | Automatic cell placement and routing method and semiconductor integrated circuit |
US20030046650A1 (en) * | 2001-09-06 | 2003-03-06 | Genichi Tanaka | Automatic placement and routing apparatus |
US20030088843A1 (en) * | 2001-11-02 | 2003-05-08 | Sun Microsystems, Inc. | Data structure for fine-grid multi-level vlsi routing and method for storing the data structure in a computer readable medium |
US6625792B1 (en) * | 1999-08-04 | 2003-09-23 | Fujitsu Limited | Semiconductor design system, semiconductor integrated circuit, semiconductor design method and storage medium storing semiconductor design program |
US20030188268A1 (en) * | 2002-03-15 | 2003-10-02 | Sun Microsystems, Inc. | Low Vt transistor substitution in a semiconductor device |
US6668360B1 (en) * | 2001-01-08 | 2003-12-23 | Taiwan Semiconductor Manufacturing Company | Automatic integrated circuit design kit qualification service provided through the internet |
US20040088664A1 (en) * | 2001-11-30 | 2004-05-06 | Sequence Design, Inc. | Circuit optimization for minimum path timing violations |
US20050076319A1 (en) * | 2003-10-03 | 2005-04-07 | Chow Shau-Lim Stan | Pin assignment in block-based integrated circuit design methodologies |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6330707B1 (en) | 1997-09-29 | 2001-12-11 | Matsushita Electric Industrial Co., Ltd. | Automatic routing method |
US6324675B1 (en) * | 1998-12-18 | 2001-11-27 | Synopsys, Inc. | Efficient iterative, gridless, cost-based fine router for computer controlled integrated circuit design |
-
2004
- 2004-11-08 US US10/983,819 patent/US7401312B2/en not_active Expired - Fee Related
-
2008
- 2008-04-09 US US12/099,998 patent/US20080301616A1/en not_active Abandoned
Patent Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4831543A (en) * | 1986-02-21 | 1989-05-16 | Harris Semiconductor (Patents) Inc. | Hierarchical net list derivation system |
US5638293A (en) * | 1994-09-13 | 1997-06-10 | Lsi Logic Corporation | Optimal pad location method for microelectronic circuit cell placement |
US5757658A (en) * | 1996-03-06 | 1998-05-26 | Silicon Graphics, Inc. | Procedure and system for placement optimization of cells within circuit blocks by optimizing placement of input/output ports within an integrated circuit design |
US20010049815A1 (en) * | 1997-05-27 | 2001-12-06 | Noriko Shinomiya | Method and apparatus for designing lsi layout, cell library for designing lsi layout and semiconductor integrated circuit |
US6378115B1 (en) * | 1998-06-19 | 2002-04-23 | Fujitsu Limited | LSI manufacturing method and recording medium for storing layout software |
US6330708B1 (en) * | 1998-09-17 | 2001-12-11 | International Business Machines Corporation | Method for preparing command files for photomask production |
US6349403B1 (en) * | 1998-12-18 | 2002-02-19 | Synopsys, Inc. | Interative, gridless, cost-based layer assignment coarse router for computer controlled IC design |
US6298468B1 (en) * | 1999-05-04 | 2001-10-02 | Prosper Design Systems Pte. Ltd. | Placement-based pin optimization method and apparatus for computer-aided circuit design |
US6625792B1 (en) * | 1999-08-04 | 2003-09-23 | Fujitsu Limited | Semiconductor design system, semiconductor integrated circuit, semiconductor design method and storage medium storing semiconductor design program |
US6460169B1 (en) * | 1999-10-21 | 2002-10-01 | International Business Machines Corporation | Routing program method for positioning unit pins in a hierarchically designed VLSI chip |
US20020010901A1 (en) * | 1999-12-27 | 2002-01-24 | Yukio Otaguro | Method and computer program product for estimating wire loads and method and computer program product for inserting repeater cells |
US6505335B1 (en) * | 2000-04-17 | 2003-01-07 | Mitsubishi Denki Kabushiki Kaisha | Automatic cell placement and routing method and semiconductor integrated circuit |
US6415426B1 (en) * | 2000-06-02 | 2002-07-02 | Incentia Design Systems, Inc. | Dynamic weighting and/or target zone analysis in timing driven placement of cells of an integrated circuit design |
US20020087940A1 (en) * | 2000-09-06 | 2002-07-04 | Greidinger Yaacov I. | Method for designing large standard-cell based integrated circuits |
US6668360B1 (en) * | 2001-01-08 | 2003-12-23 | Taiwan Semiconductor Manufacturing Company | Automatic integrated circuit design kit qualification service provided through the internet |
US20030046650A1 (en) * | 2001-09-06 | 2003-03-06 | Genichi Tanaka | Automatic placement and routing apparatus |
US20030088843A1 (en) * | 2001-11-02 | 2003-05-08 | Sun Microsystems, Inc. | Data structure for fine-grid multi-level vlsi routing and method for storing the data structure in a computer readable medium |
US20040088664A1 (en) * | 2001-11-30 | 2004-05-06 | Sequence Design, Inc. | Circuit optimization for minimum path timing violations |
US20030188268A1 (en) * | 2002-03-15 | 2003-10-02 | Sun Microsystems, Inc. | Low Vt transistor substitution in a semiconductor device |
US20050076319A1 (en) * | 2003-10-03 | 2005-04-07 | Chow Shau-Lim Stan | Pin assignment in block-based integrated circuit design methodologies |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090030624A1 (en) * | 2007-05-16 | 2009-01-29 | Jane He | Systems and methods for validating power integrity of integrated circuits |
US20100077373A1 (en) * | 2008-09-24 | 2010-03-25 | Fujitsu Limited | Wiring information generating apparatus, method and program |
US8079010B2 (en) * | 2008-09-24 | 2011-12-13 | Fujitsu Limited | Wiring information generating apparatus, method and program |
US20120221994A1 (en) * | 2011-02-28 | 2012-08-30 | Suparn Vats | Wire Routing Using Virtual Landing Pads |
US8555232B2 (en) * | 2011-02-28 | 2013-10-08 | Apple Inc. | Wire routing using virtual landing pads |
Also Published As
Publication number | Publication date |
---|---|
US20050132319A1 (en) | 2005-06-16 |
US7401312B2 (en) | 2008-07-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8788999B1 (en) | Automatic routing system with variable width interconnect | |
US6415422B1 (en) | Method and system for performing capacitance estimations on an integrated circuit design routed by a global routing tool | |
US6539529B2 (en) | Method and apparatus for designing integrated circuits and storage medium for storing the method | |
US7530040B1 (en) | Automatically routing nets according to current density rules | |
JP3891599B2 (en) | Device for automatic insertion of standard cells into an integrated circuit layout. | |
US5461576A (en) | Electronic design automation tool for the design of a semiconductor integrated circuit chip | |
US8479141B1 (en) | Automation using spine routing | |
US20080301616A1 (en) | Layout Generator for Routing and Designing an LSI | |
US6823500B1 (en) | 2-dimensional placement with reliability constraints for VLSI design | |
US6360350B1 (en) | Method and system for performing circuit analysis on an integrated-circuit design having design data available in different forms | |
US6502229B2 (en) | Method for inserting antenna diodes into an integrated circuit design | |
US7069532B2 (en) | Access cell design and a method for enabling automatic insertion of access cells into an integrated circuit design | |
CN100382087C (en) | Semiconductor device, semiconductor device wiring method and manufacturing method thereof | |
US6075934A (en) | Method for optimizing contact pin placement in an integrated circuit | |
US7373628B1 (en) | Method of automatically routing nets using a Steiner tree | |
US6820048B1 (en) | 4 point derating scheme for propagation delay and setup/hold time computation | |
US6260184B1 (en) | Design of an integrated circuit by selectively reducing or maintaining power lines of the device | |
Kheterpal et al. | Routing architecture exploration for regular fabrics | |
US6654943B2 (en) | Method, system, and computer program product for correcting anticipated problems related to global routing | |
JP2005235804A (en) | Design method and program of semiconductor device | |
JPH10173058A (en) | Method for arrangement and interconnection | |
US6477690B1 (en) | In-place repeater insertion methodology for over-the-block routed integrated circuits | |
Rothe et al. | Reliability by design: avoiding migration-induced failure in IC interconnects | |
JP2008227035A (en) | Cell data for spare cell, design method of semiconductor integrated circuit, and semiconductor integrated circuit | |
JP2003281210A (en) | Layout design method and data library providing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |