US20080265407A1 - Wafer-level bonding for mechanically reinforced ultra-thin die - Google Patents
Wafer-level bonding for mechanically reinforced ultra-thin die Download PDFInfo
- Publication number
- US20080265407A1 US20080265407A1 US12/168,039 US16803908A US2008265407A1 US 20080265407 A1 US20080265407 A1 US 20080265407A1 US 16803908 A US16803908 A US 16803908A US 2008265407 A1 US2008265407 A1 US 2008265407A1
- Authority
- US
- United States
- Prior art keywords
- wafer
- tim
- package
- die
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/141—Analog devices
- H01L2924/1423—Monolithic Microwave Integrated Circuit [MMIC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/1579—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Abstract
An embodiment of the present invention is a technique to fabricate a package. A metal sheet having trenches is formed. A thinned wafer supported by a wafer support substrate (WSS) is formed. The metal sheet is bonded to the WSS-supported thinned wafer to form a metal bonded thinned wafer. The thinned wafer is diced to the trenches into die assemblies.
Description
- 1. Field of the Invention
- Embodiments of the invention relate to the field of semiconductor, and more specifically, to semiconductor packaging.
- 2. Description of Related Art
- Advances in packaging technologies for semiconductor devices have provided many opportunities for development of efficient thermal management. In addition, the demand for small footprint devices for use in applications such as smart cards, cellular devices, mobile communication, and mobile computing has led to many challenges in fabrication technologies. One such challenge is the development of ultra-thin packages. Ultra-thin packages require reduced die thickness. The reduction of the die thickness becomes even more difficult as the diameter of the wafer is increased.
- Existing techniques for thermal management on ultra-thin dice have a number of disadvantages. During the fabrication phase, handling ultra-thin devices is difficult. The ultra-thin wafers need to be handled carefully due to their flexibility and the fragility of the resulting singulated dice. The use of adhesive tapes is limited by the non-uniformity of the tape. Most of the available glues are thermally stable up to about 120° C., which may be too low for additional thermal processing. Other techniques such as dicing before grinding (DBG) may cause additional damage to the dies or wafers.
- Embodiments of invention may best be understood by referring to the following description and accompanying drawings that are used to illustrate embodiments of the invention. In the drawings:
-
FIG. 1A is a diagram illustrating a manufacturing system in which one embodiment of the invention can be practiced. -
FIG. 1B is a diagram illustrating a system according to one embodiment of the invention. -
FIG. 2A is a diagram illustrating a metal sheet according to one embodiment of the invention. -
FIG. 2B is a diagram illustrating a thinned wafer supported by a wafer support substrate (WSS) according to one embodiment of the invention. -
FIG. 2C is a diagram illustrating bonding the metal sheet to the thinned wafer according to one embodiment of the invention. -
FIG. 2D is a diagram illustrating releasing the WSS from and attaching a dicing tape to the metal bonded thinned wafer according to one embodiment of the invention. -
FIG. 2E is a diagram illustrating dicing the metal bonded thinned wafer according to one embodiment of the invention. -
FIG. 3 is a diagram illustrating a package according to one embodiment of the invention. -
FIG. 4 is a flowchart illustrating a process to fabricate a package according to one embodiment of the invention. -
FIG. 5 is a flowchart illustrating a process to form a metal sheet according to one embodiment of the invention. -
FIG. 6 is a flowchart illustrating a process to form a thinned wafer supported by a WSS according to one embodiment of the invention. -
FIG. 7 is a flowchart illustrating a process to bond the metal sheet to the WSS-supported thinned wafer according to one embodiment of the invention. -
FIG. 8 is a flowchart illustrating a process to dice the thinned wafer into die assemblies according to one embodiment of the invention. -
FIG. 9 is a flowchart illustrating a process to assemble a die assembly a package according to one embodiment of the invention. - An embodiment of the present invention is a technique to fabricate a package. A metal sheet having trenches is formed. A thinned wafer supported by a wafer support substrate (WSS) is formed. The metal sheet is bonded to the WSS-supported thinned wafer to form a metal bonded thinned wafer. The thinned wafer is diced to the trenches into die assemblies.
- In the following description, numerous specific details are set forth. However, it is understood that embodiments of the invention may be practiced without these specific details. In other instances, well-known circuits, structures, and techniques have not been shown to avoid obscuring the understanding of this description.
- One embodiment of the invention may be described as a process which is usually depicted as a flowchart, a flow diagram, a structure diagram, or a block diagram. Although a flowchart may describe the operations as a sequential process, many of the operations can be performed in parallel or concurrently. In addition, the order of the operations may be re-arranged. A process is terminated when its operations are completed. A process may correspond to a method, a program, a procedure, a method of manufacturing or fabrication, etc.
- An embodiment of the present invention is a technique to fabricate a package. A metal sheet (e.g., a copper sheet) with pre-etched trenches which match the saw streets of an ultra-thin silicon wafer is bonded to the silicon wafer while the silicon wafer is still attached to a wafer support substrate (WSS). The bonding is performed by reflowing the solder layers deposited on the metal sheet and the wafer. The solder composition is carefully designed such that after bonding, the solder bond is substantially or fully converted to intermetallics and thus can stand the downstream processing temperatures. After the WSS demounting or release, the metal reinforced thin wafer may be singulated by dicing through the silicon and the metal base to the pre-etched trenches. The singulated die assemblies are then assembled into packages. The technique eliminates the difficult problem of handling singulated ultra-thin dice because throughout the process the dice are supported by the WSS and then the metal elements from the metal sheet. In addition, the technique provides a simple bonding process where the attachment of the metal elements and the dice is done at the wafer level. Furthermore, the metal reinforced ultra-thin dice provide superior thermal and mechanical performance.
-
FIG. 1A is a diagram illustrating amanufacturing system 5 in which one embodiment of the invention can be practiced. Thesystem 5 includes awafer fabrication phase 10,wafer preparation phase 15, a metalsheet fabrication phase 20, a wafer-level bonding phase 25, awafer dicing phase 30, adie attachment phase 35, anencapsulation phase 40, and astress testing phase 45. Thesystem 5 represents a manufacturing flow of a semiconductor packaging process. - The
wafer fabrication phase 10 fabricates the wafer containing a number of dice. The individual dice may be any microelectronic devices such as microprocessors, memory devices, interface circuits, etc. Thewafer fabrication phase 10 includes typical processes for semiconductor fabrication such as preparation of the wafer surface, growth of silicon dioxide (SiO2), patterning and subsequent implantation or diffusion of dopants to obtain the desired electrical properties, growth or deposition of a gate dielectric, and growth or deposition of insulating materials, depositing layers of metal and insulating material and etching it into the desired patterns. Typically the metal layers consist of aluminium or copper. The various metal layers are interconnected by etching holes, called “vias,” in the insulating material. - The
wafer preparation phase 15 prepares a wafer containing dice for packaging and testing. During this phase, the wafers are sorted after the patterning process. An inspection may be carried out to check for wafer defects. Then, the wafer may be mounted on a wafer support substrate (WSS) that adheres to the front side or bump side of the wafer. The WSS provides mechanical support for handling during subsequent phases. The wafer is then thinned to a desired thickness to provide ultra-thin wafer. Additional processing may be performed to prepare the wafer for subsequent phases, such as depositing first thermal interface material (TIM) or solder layer on the wafer. - The metal
sheet fabrication phase 20 fabricates a metal sheet to be bonded to the wafer. Trenches are pre-etched on the metal sheet. This phase may be performed at facilities other than the semiconductor fabrication facilities, such as those of metal sheet vendors. The information of the geometry such as the streets on the wafer may be used in etching the trenches. A solder layer may be deposited on the base of the metal sheet for bonding. The thickness and the type of solder material depend on the desired bonding temperatures and other thermal considerations. - The wafer-
level bonding phase 25 bonds the metal sheet to the wafer. The metal sheet is aligned with the wafer so that the trenches match the streets on the wafer. The bonding may include a reflow at increasing temperatures followed by an annealing phase. The temperatures may depend on the type of the solder materials used on the metal sheet and the wafer, and the resulting solder composite. - The
wafer dicing phase 20 dices, cuts, or saws the wafer into individual dice. High precision saw blade and image recognition unit may be used. De-ionized water may be dispensed on the wafer to wash away any residual particles or contaminants during the dicing. Then, the wafer is dried by being spun at high spinning speed. - The
die attachment phase 35 attaches the die to a package substrate. The substrate material depends on the packaging type. It may be an organic (such as FR4) or inorganic material (such as silicon). Flip chip solder joints may be used to connect the bond pads on the die or dice to the substrate. - The
encapsulation phase 40 underfills the die and the substrate. Underfill material may be dispensed between the die and the substrate. Integrated heat spreader (IHS) may be attached to the die and substrate assembly. The encapsulated assembly of the die and substrate becomes apackage 65 ready to be tested. - The
stress testing phase 45 performs one or more tests such as Highly Accelerated Stress Test (HAST) or biased-HAST on the device package under stress conditions. A test chamber may be designed to conduct a stress test. It may have monitoring circuits, measurement circuits, and other data processing equipment. Thepackage 65 is placed in the test chamber subject to the stress test. It may be powered or non-powered. Various stress tests may be performed on the wafer or on the packageddevices 65 at various points of the manufacturing process flow. The tests may follow standards such as Joint Electron Device Engineering Council (JEDEC) standards or military standards. Examples of these tests may include electrostatic discharge (ESD), or human body model (HBM), high temperature operational life (HTOL), thermal shock, temperature cycle, high temperature storage, vibration and mechanical loading, shear testing, and accelerated moisture resistance. -
FIG. 1B is a diagram illustrating asystem 100 according to one embodiment of the invention. Thesystem 100 represents a mobile communication module. It includes a system on package (SOP) 110, an intermediatefrequency processing unit 160, and a base-band processing unit 170. - The
SOP 110 represents the front end processing unit for the mobile communication module. It is a transceiver incorporating on-package integrated lumped passive components as well as radio frequency (RF) components. It includes anantenna 115, aduplexer 120, afilter 125, a system-on-chip (SOC) 150, a power amplifier (PA) 180, and afilter 185. - The
antenna 115 receives and transmits RF signals. The RF signals may be converted to digital data for processing in subsequent stages. It is designed in compact micro-strip and strip-line for L and C-band wireless applications. Theduplexer 120 acts as a switch to couple to theantenna 115 to the receiver and the transmitter to theantenna 115. Thefilters SOC 150 includes a low noise amplifier (LNA) 130, adown converter 135, a local voltage controlled oscillator (VCO) 140, an upconverter 171, and adriver amplifier 175. TheLNA 130 amplifies the received signal. The downconverter 135 is a mixer to convert the RF signal to the IF band to be processed by theIF processing unit 160. The upconverter 171 is a mixer to convert the IF signal to the proper RF signal for transmission. TheVCO 140 generates modulation signal at appropriate frequencies for down conversion and up conversion. Thedriver amplifier 175 drives thePA 180. ThePA 180 amplifies the transmit signal for transmission. - The
IF processing unit 160 includes analog components to process IF signals for receiving and transmission. It may include a band-pass filter and a low pass filter at suitable frequency bands. The filter may provide base-band signal to the base-band processing unit 170. The base-band processing unit 170 may include an analog-to-digital converter (ADC) 172, a digital-to-analog converter (DAC) 174, a digital signal processor (DSP) 176, andmemory device 178. TheADC 172 and theDAC 174 are used to convert analog signals to digital data and digital data to analog signal, respectively. TheDSP 176 is a programmable processor that may execute a program to process the digital data. Thememory device 178 may be flash memories or random access memories. It may be packaged using Flip-Chip Ball Grid Array (FCBGA) packaging technology, a molded packaging, or any other suitable packaging technologies. Thememory device 178 may be manufactured according to themanufacturing flow 10 shown inFIG. 1A . It may be thedevice package 65. It may include a stacked-die assembly in the package. The base-band processing unit 170 may also include memory and peripheral components. TheDSP 176 may, therefore, be coupled to the front end processing unit via theIF processing unit 160 and/or the base-band processing unit 170 to process the digital data. - The
SOP 110 may be a multi-layer three-dimensional (3D) architecture for a monolithic microwave integrated circuit (MMIC) with embedded passives (EP) technology. It may be implemented using Low Temperature Co-fired Ceramics (LTCC) and organic-based technologies. The 3D architecture may include multiple layers include alayer 117 to implement theantenna 115,layers filters layer 188 for theSOC 150 and the passive components using EP technology. Typically, the packaging technology involves embedded passives with multiple layers. -
FIG. 2A is a diagram illustrating a metal sheet assembly 200A according to one embodiment of the invention. The metal sheet assembly 200A includes a metal sheet 210 and asolder layer 220. The metal sheet assembly 200A may be fabricated separately and independently from the other packaging phases. It may be fabricated in the metalsheet fabrication phase 20 shown in FIG 1A. - The metal sheet 210 may be made of a suitable metal or metal alloy that has a high thermal conductivity, such as copper. It is slightly larger than the wafer. The metal sheet 210 has a number of
trenches 215 etched to a predefined depth and width. The dimensions (e.g., depth and width) and positions of thetrenches 215 are carefully matched to the streets of the wafer or the areas that are diced during thewafer dicing phase 30. These areas also correspond to the locations of the individual dice on the wafer. - The
solder layer 220 is deposited on the base of the metal sheet 210. It is used to bond to the wafer during the wafer-level bonding phase 25. It may be made of indium (In), silver (Ag), tin (Sn), or copper (Cu), such that the resulting bonding composite when bonded may provide high temperature joints at a much lower bonding temperature. For example, In—Ag joints processed at 210° C. for bonding and 150° C. for annealing has a re-melting point of approximately 700° C. Similarly, Sn—Cu joints processed at 415° C. for bonding and 280° C. for annealing has a re-melting point of approximately 700° C. The composition may be selected on a weight percentage basis according to the solder system. For example, for the In-Ag system, the composition may be approximately 75 weight % of Ag and 25 weight % In. For the Cu—Sn system, the composition may be approximately 69 weight % of Cu and 31 weight % of Sn. It is contemplated a tolerance of +/−10% may be used for the compositions. The thickness of thesolder layer 220 depends on the type of material and may range from 2 μm to 6 μm. -
FIG. 2B is a diagram illustrating a thinned wafer assembly 200B supported by a wafer support substrate (WSS) according to one embodiment of the invention. The thinned wafer assembly 200B includes a thinnedwafer 235, aWSS 240, and asolder layer 245. - First, a wafer is mounted on the
WSS 240. The mounting may be performed by attaching the wafer to theWSS 240 using an attachment material such as adhesive. The adhesive may be applied locally to facilitate removal of theWSS 240. TheWSS 240 may be any suitable support material, such as a glass wafer or a glass support plate. The wafer may then be thinned to a desired thickness using any suitable thinning technique, such as mechanical grinding, chemical mechanical polishing (CMP), or wet etching, etc. For ultra-thin wafer, the desired thickness may be less than 75 μm, or approximately 50 μm. - Then, the
solder layer 245 may be applied on the thinnedwafer 235. Thesolder layer 245 may have a thin thickness sufficient to facilitate bonding to the metal sheet assembly 200A. Like thesolder layer 220, it may be made of indium (In), silver (Ag), tin (Sn), or copper (Cu), such that the resulting bonding composite when bonded with the metal sheet is In—Ag or Sn—Cu. The thickness of thesolder layer 245 depends on the type of material and may range from 2 μm to 6 μm. -
FIG. 2C is a diagram illustrating bonding the metal sheet to the thinned wafer according to one embodiment of the invention. The metal sheet assembly 200A is bonded to the thinned wafer assembly 200B in the wafer-level bonding phase 25 shown inFIG. 1A . Thesolder layer 220 on the metal sheet assembly 200A faces thesolder layer 245 on the wafer assembly 200B. - The sheet metal assembly 200A is aligned with the thinned wafer assembly 200B such that the etched
trenches 215 are aligned with the streets on the thinnedwafer 235. Since thetrenches 215 are etched to match the dimensions and positions of the streets on the thinnedwafer 235, the alignment may be carried out easily. - Bonding the two assemblies may be performed by reflowing the solder layers 220 and 245. The two solder layers are attached or bonded to each other and are converted into an intermetallic layer 250. The bonding may take place in two phases. First, the reflow is done at increasing temperatures to a desired temperature (e.g., 210° C. for the In—Ag system). Then, the melted solder layers undergo an annealing phase at approximately 150° C. The intermetallic layer 250 has good thermal property and may serve as a thermal interface material (TIM) when the individual dice are encapsulated into packages. The thickness of the resulting intermetallic layer 250 may range from approximately 3 μm to 10 μm.
-
FIG. 2D is a diagram illustrating releasing the WSS from and attaching a dicing tape to the metal bonded thinned wafer according to one embodiment of the invention. - After bonding, the
WSS 240 may be released from the bonded assemblies. The release of theWSS 240 may be performed using a laser to decompose the adhesive that attaches theWSS 240 to thewafer 235. When the adhesive is weakened, theWSS 240 may be removed by any suitable technique such as mechanical removal. - The bonded assemblies may then be mounted on a
dicing tape 260 to prepare for wafer dicing. The dicingtape 260 holds the singulated dice together after dicing. It may be made by any suitable flexible material such as polyvinyl chloride (PVC) with synthetic acrylic bonded to one side. -
FIG. 2E is a diagram illustrating dicing the metal bonded thinned wafer according to one embodiment of the invention. The metal bonded thinned wafer assembly is diced into individual die assemblies 280 i (i=1, . . . , N). - The dicing may be performed using any suitable dicing technique. For example, an abrasive diamond blade, rotating at speeds of up to 60,000 rpm, may be used. The dicing cuts through the streets, or the dedicated dicing areas around the individual dice, on the thinned wafer, the intermetallic layer 250, and the base of the metal sheet 210 to the trenches. The dicing is such that the adjacent thin dice are separated by a gap slightly smaller than the trench separating them. A
singulated die assembly 280 thus includes athin die 262, an intermetallic layer 264, and ametal element 266. As discussed above, themetal element 266 may be made of high thermally conductive material such as copper. It may serve as a heat spreader attached to thedie 262. The intermetallic layer 264 may serve as a first TIM in the resulting package. -
FIG. 3 is a diagram illustrating apackage 300 according to one embodiment of the invention. Thepackage 300 includes asubstrate 310, adie assembly 280, anunderfill 320, asecond TM 330, and an integral heat spreader (IHS) 340. Thedie assembly 280 includes thethin die 262, a first TIM 264, and themetal element 266. Thepackage 300 may be a package for the memory 76 or theDSP 176 shown inFIG. 1 . - The
substrate 310 is a package substrate that provides support for thedie 220. Thesubstrate 310 may be polymer or a composite. Thesubstrate 310 contains a reduced number of internal layers. Thesubstrate 310 may be selected for any suitable packaging technologies including Ball Grid Array (BGA), Pin Grid Array (PGA), or Land Grid Array (LGA). A number ofsolder balls 315 may be attached to thesubstrate 310. Thesolder balls 315 allow attachment of thepackage device 65/176 to a circuit board or to any other mounting component. Thedie 262 is any semiconductor die. It may have a microelectronic device such as a microprocessor, a memory, an interface chip, an integrated circuit, etc. Thedie 262 is attached to thesubstrate 110 by a number of solder bumps 242. Thebumps 242 provide contact with the contact pads on the substrate. Thebumps 242 may be fabricated using any standard manufacturing or fabrication techniques such as the controlled collapse chip connect (C4) technique. - The
underfill 320 is dispensed betweendie 262 and thesubstrate 310 to strengthen the attachment ofdie 262 to thesubstrate 310 to help prevent the thermal stresses from breaking the connections betweendie 262 and thesubstrate 310. The stresses may be caused by the difference between the coefficients of thermal expansion ofdie 262 and thesubstrate 310. Theunderfill 320 may contain filler particles suspended in an organic resin. The size of the filler particles are typically selected according to a gap between the die 240 and the substrate 210, e.g., the filler particles have a diameter about one third the size of the gap. Generally, the composition and concentration of filler particles are selected to control the coefficient of thermal expansion and the shrinkage of theunderfill 320. - The
IHS 340 may house or cover thedie assembly 280 on thesubstrate 310. It may include a flat surface and supporting walls on both or four sides of thedie assembly 280. During operation, thedie 262 may generate heat. The heat may be transferred to theIHS 340 through the first TIM 264 and asecond TIM 330. Thesecond TIM 330 may have a thickness of approximately 50 μm, or approximately five times or more thicker than the first TIM 250. TheTIM 330 may be located, or interposed, between the bottom surface of the IHS 250 and the top surface of themetal element 266. It may be attached to a heat generating device, such as thedie 262, to transfer the heat to a heat spreader or a heat sink or any another heat dissipating device. TheTIM 330 may be made of a solder, a thermally conductive adhesive, a thermal grease, etc. - The
package 300 thus has two heat spreaders: themetal element 266 and theIHS 340. The two heat spreaders may be of the same or different materials. Thepackage 300 also has TIMs: the first TIM (intermetallic layer) 264 and thesecond TIM 330. Thepackage 300 therefore has a good heat transfer due to two TIMs and two heat spreaders. -
FIG. 4 is a flowchart illustrating aprocess 400 to fabricate a package according to one embodiment of the invention. - Upon START, the
process 400 forms a metal sheet having trenches (Block 410). Next, theprocess 400 forms a thinned wafer supported by a wafer support substrate (WSS) (Block 420). Then, theprocess 400 bonds the metal sheet to the WSS-supported thinned wafer to form a metal bonded thinned wafer (Block 430). Next, theprocess 400 dices the thinned wafer to the trenches into die assemblies (Block 440). Then, theprocess 400 assembles a die assembly into a package (Block 450). Theprocess 400 is then terminated. -
FIG. 5 is a flowchart illustrating theprocess 410 shown inFIG. 4 to form a metal sheet according to one embodiment of the invention. - Upon START, the
process 410 etches the trenches on the metal sheet (Block 510). The etched trenches match the streets on the thinned wafer. Next, theprocess 410 plates a first solder layer on base of the metal sheet (Block 520). Theprocess 410 is then terminated. -
FIG. 6 is a flowchart illustrating theprocess 420 shown inFIG. 4 to form a thinned wafer supported by a WSS according to one embodiment of the invention. - Upon START, the
process 420 mounts a wafer on the WSS (Block 610). Next, theprocess 420 thins the wafer to a desired thickness (Block 620). The desired thickness may be less than 75 μm. Then, theprocess 420 plates a second solder layer on backside of the thinned wafer (Block 630). Theprocess 420 is then terminated. -
FIG. 7 is a flowchart illustrating theprocess 430 shown inFIG. 4 to bond the metal sheet to the WSS-supported thinned wafer according to one embodiment of the invention. - Upon START, the
process 430 aligns the metal sheet to the WSS-supported thinned wafer to match trenches with the streets on the thinned wafer (Block 710). Next, theprocess 430 reflows the first and second solder layers (Block 720). The reflowed first and second solder layers are converted into intermetallics (IMC). Theprocess 430 is then terminated. -
FIG. 8 is a flowchart illustrating theprocess 440 shown inFIG. 4 to dice the thinned wafer into die assemblies according to one embodiment of the invention. - Upon START, the
process 440 releases the WSS from the metal bonded thinned wafer (Block 810). This may be performed by using a laser beam to decompose adhesive between the WSS and the wafer. Next, theprocess 440 mounts the metal bonded thinned wafer on a dicing tape (Block 820). Then, theprocess 440 dices the thinned wafer and the base to the trenches to form the die assemblies attached to the dicing tape (Block 830). Theprocess 440 is then terminated. -
FIG. 9 is a flowchart illustrating theprocess 450 to assemble a die assembly a package according to one embodiment of the invention. - Upon START, the
process 450 attaches the die assembly to a substrate (Block 910). Next, theprocess 450 dispenses an underfill between the die assembly and the substrate (Block 920). Then, theprocess 450 applies a thermal interface material (TIM) on the die assembly (Block 930). Next, theprocess 450 attaches an integral heat spreader (IHS) to the TIM and the substrate (Block 940). Theprocess 450 is then terminated. - While the invention has been described in terms of several embodiments, those of ordinary skill in the art will recognize that the invention is not limited to the embodiments described, but can be practiced with modification and alteration within the spirit and scope of the appended claims. The description is thus to be regarded as illustrative instead of limiting.
Claims (17)
1-9. (canceled)
10. A package comprising:
a substrate;
a die assembly attached to the substrate, the die assembly comprising:
a thin die having a thickness,
a first thermal interface material (TIM) deposited on the thin die, and
a metal element attached to the first TIM;
a second TIM attached to the metal element; and
a heat spreader attached to the substrate and the second TIM, the heat spreader enclosing the die assembly.
11. The package of claim 10 further comprising:
an underfill dispensed between the die assembly and the substrate.
12. The package of claim 10 wherein the thickness is less than 75 μm.
13. The package of claim 10 wherein the metal element is copper.
14. The package of claim 10 wherein the first TIM has thickness less than one-fifth of thickness of the second TIM.
15. The package of claim 10 wherein the first TIM has thickness ranging from approximately 3 μm to 10 μm.
16. The package of claim 10 wherein the first TIM is made of indium-silver (In—Ag) or tin-copper (Sn—Cu).
17. The package of claim 10 wherein the metal element is slightly smaller than the thin die.
18. A system comprising:
a front end processing unit to receive and transmit a radio frequency (RF) signal, the RF signal being converted to digital data;
a digital processor coupled to the front end processing unit to process the digital data; and
a memory device coupled to the digital processor, the memory device being packaged in a package, the package comprising:
a substrate,
a die assembly attached to the substrate, the die assembly comprising:
a thin die having a thickness,
a first thermal interface material (TIM) deposited on the thin die, and
a metal element attached to the first TIM,
a second TIM attached to the metal element, and
a heat spreader attached to the substrate and the second TIM, the heat spreader enclosing the die assembly.
19. The system of claim 18 further comprising:
an underfill dispensed between the die assembly and the substrate.
20. The system of claim 18 wherein the thickness is less than 75 μm.
21. The system of claim 18 wherein the metal element is copper.
22. The system of claim 18 wherein the first TIM has thickness less than one-fifth of thickness of the second TIM.
23. The system of claim 18 wherein the first TIM has a thickness ranging from approximately 3 μm to 10 μm.
24. The system of claim 18 wherein the first TIM is made of indium-silver (In—Ag) or tin-copper (Sn—Cu).
25. The system of claim 18 wherein the metal element is slightly smaller than the thin die.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/168,039 US20080265407A1 (en) | 2006-06-30 | 2008-07-03 | Wafer-level bonding for mechanically reinforced ultra-thin die |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/479,835 US7435664B2 (en) | 2006-06-30 | 2006-06-30 | Wafer-level bonding for mechanically reinforced ultra-thin die |
US12/168,039 US20080265407A1 (en) | 2006-06-30 | 2008-07-03 | Wafer-level bonding for mechanically reinforced ultra-thin die |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/479,835 Division US7435664B2 (en) | 2006-06-30 | 2006-06-30 | Wafer-level bonding for mechanically reinforced ultra-thin die |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080265407A1 true US20080265407A1 (en) | 2008-10-30 |
Family
ID=38877179
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/479,835 Active 2027-01-02 US7435664B2 (en) | 2006-06-30 | 2006-06-30 | Wafer-level bonding for mechanically reinforced ultra-thin die |
US12/168,039 Abandoned US20080265407A1 (en) | 2006-06-30 | 2008-07-03 | Wafer-level bonding for mechanically reinforced ultra-thin die |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/479,835 Active 2027-01-02 US7435664B2 (en) | 2006-06-30 | 2006-06-30 | Wafer-level bonding for mechanically reinforced ultra-thin die |
Country Status (1)
Country | Link |
---|---|
US (2) | US7435664B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080001268A1 (en) * | 2006-06-30 | 2008-01-03 | Daoqiang Lu | Heat spreader as mechanical reinforcement for ultra-thin die |
US20080142954A1 (en) * | 2006-12-19 | 2008-06-19 | Chuan Hu | Multi-chip package having two or more heat spreaders |
US20120194296A1 (en) * | 2009-09-15 | 2012-08-02 | Mehmet Unlu | Simultaneous phase and amplitude control using triple stub topology and its implementation using rf mems technology |
EP2665096A1 (en) | 2012-05-15 | 2013-11-20 | austriamicrosystems AG | A method of wafer-scale integration of semiconductor devices and semiconductor device |
US8987904B2 (en) | 2012-07-09 | 2015-03-24 | Samsung Electronics Co., Ltd. | Substrate of semiconductor package and method of fabricating semiconductor package using the same |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102005048153B4 (en) * | 2005-10-06 | 2010-08-05 | Infineon Technologies Ag | Method for producing a semiconductor device with semiconductor chip and adhesive film |
US7939368B2 (en) * | 2006-03-07 | 2011-05-10 | Stats Chippac Ltd. | Wafer level chip scale package system with a thermal dissipation structure |
JP2008016628A (en) * | 2006-07-05 | 2008-01-24 | Sharp Corp | Semiconductor device and its manufacturing method |
US7476555B2 (en) * | 2006-11-15 | 2009-01-13 | Airdio Wireless Inc. | Method of chip manufacturing |
US8063481B2 (en) * | 2007-02-21 | 2011-11-22 | Rambus Inc. | High-speed memory package |
US8211781B2 (en) * | 2008-11-10 | 2012-07-03 | Stanley Electric Co., Ltd. | Semiconductor manufacturing method |
US8232140B2 (en) * | 2009-03-27 | 2012-07-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for ultra thin wafer handling and processing |
US8298917B2 (en) * | 2009-04-14 | 2012-10-30 | International Business Machines Corporation | Process for wet singulation using a dicing singulation structure |
KR101267534B1 (en) * | 2009-10-30 | 2013-05-23 | 엘지디스플레이 주식회사 | methode of fabricating organic electro-luminescence device |
JP5443151B2 (en) * | 2009-12-24 | 2014-03-19 | 株式会社ディスコ | Manufacturing method of composite substrate |
US8401512B2 (en) | 2010-04-08 | 2013-03-19 | Viasat, Inc. | Compact high linearity MMIC based FET resistive mixer |
US20110250861A1 (en) * | 2010-04-08 | 2011-10-13 | Viasat, Inc. | Highly integrated, high frequency, high power operation mmic |
US9029200B2 (en) | 2010-07-15 | 2015-05-12 | Infineon Technologies Austria Ag | Method for manufacturing semiconductor devices having a metallisation layer |
US8865522B2 (en) | 2010-07-15 | 2014-10-21 | Infineon Technologies Austria Ag | Method for manufacturing semiconductor devices having a glass substrate |
US8202786B2 (en) | 2010-07-15 | 2012-06-19 | Infineon Technologies Austria Ag | Method for manufacturing semiconductor devices having a glass substrate |
DE102011018295B4 (en) | 2011-04-20 | 2021-06-24 | Austriamicrosystems Ag | Method for cutting a carrier for electrical components |
US8629043B2 (en) * | 2011-11-16 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for de-bonding carriers |
WO2013095344A1 (en) * | 2011-12-19 | 2013-06-27 | Intel Corporation | Using an optically transparent solid material as a support structure for attachment of a semiconductor material to a substrate |
US10186458B2 (en) | 2012-07-05 | 2019-01-22 | Infineon Technologies Ag | Component and method of manufacturing a component using an ultrathin carrier |
US9673162B2 (en) * | 2012-09-13 | 2017-06-06 | Nxp Usa, Inc. | High power semiconductor package subsystems |
US20140145294A1 (en) * | 2012-11-28 | 2014-05-29 | Nxp B.V. | Wafer separation |
JP2016018846A (en) * | 2014-07-07 | 2016-02-01 | 株式会社東芝 | Semiconductor package, and method of manufacturing the same |
KR102174336B1 (en) | 2014-07-08 | 2020-11-04 | 삼성전자주식회사 | Semiconductor package and method of manufacturing the same |
US9645191B2 (en) * | 2014-08-20 | 2017-05-09 | Darryl G. Walker | Testing and setting performance parameters in a semiconductor device and method therefor |
US10242912B2 (en) * | 2016-07-08 | 2019-03-26 | Analog Devices, Inc. | Integrated device dies and methods for singulating the same |
JP6770443B2 (en) * | 2017-01-10 | 2020-10-14 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor devices and semiconductor wafers |
CN114424323B (en) * | 2020-02-21 | 2022-08-09 | 新唐科技日本株式会社 | Singulation method |
CN113571425A (en) * | 2021-07-09 | 2021-10-29 | 江苏富乐德半导体科技有限公司 | Preparation method of 3D structure ceramic substrate |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030179549A1 (en) * | 2002-03-22 | 2003-09-25 | Zhong Chong Hua | Low voltage drop and high thermal perfor mance ball grid array package |
US20060015674A1 (en) * | 2002-07-12 | 2006-01-19 | Murotake David K | Self-booting software defined radio module |
US7023089B1 (en) * | 2004-03-31 | 2006-04-04 | Intel Corporation | Low temperature packaging apparatus and method |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6232152B1 (en) * | 1994-05-19 | 2001-05-15 | Tessera, Inc. | Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures |
US6908784B1 (en) * | 2002-03-06 | 2005-06-21 | Micron Technology, Inc. | Method for fabricating encapsulated semiconductor components |
TW200729361A (en) * | 2006-01-16 | 2007-08-01 | Advanced Semiconductor Eng | Package structure and method for fabricating the same |
US7476568B2 (en) * | 2006-06-30 | 2009-01-13 | Intel Corporation | Wafer-level assembly of heat spreaders for dual IHS packages |
US7846776B2 (en) * | 2006-08-17 | 2010-12-07 | Micron Technology, Inc. | Methods for releasably attaching sacrificial support members to microfeature workpieces and microfeature devices formed using such methods |
-
2006
- 2006-06-30 US US11/479,835 patent/US7435664B2/en active Active
-
2008
- 2008-07-03 US US12/168,039 patent/US20080265407A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030179549A1 (en) * | 2002-03-22 | 2003-09-25 | Zhong Chong Hua | Low voltage drop and high thermal perfor mance ball grid array package |
US20060015674A1 (en) * | 2002-07-12 | 2006-01-19 | Murotake David K | Self-booting software defined radio module |
US7023089B1 (en) * | 2004-03-31 | 2006-04-04 | Intel Corporation | Low temperature packaging apparatus and method |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080001268A1 (en) * | 2006-06-30 | 2008-01-03 | Daoqiang Lu | Heat spreader as mechanical reinforcement for ultra-thin die |
US8063482B2 (en) * | 2006-06-30 | 2011-11-22 | Intel Corporation | Heat spreader as mechanical reinforcement for ultra-thin die |
US8642386B2 (en) | 2006-06-30 | 2014-02-04 | Intel Corporation | Heat spreader as mechanical reinforcement for ultra-thin die |
US20080142954A1 (en) * | 2006-12-19 | 2008-06-19 | Chuan Hu | Multi-chip package having two or more heat spreaders |
US20120194296A1 (en) * | 2009-09-15 | 2012-08-02 | Mehmet Unlu | Simultaneous phase and amplitude control using triple stub topology and its implementation using rf mems technology |
EP2665096A1 (en) | 2012-05-15 | 2013-11-20 | austriamicrosystems AG | A method of wafer-scale integration of semiconductor devices and semiconductor device |
WO2013171002A1 (en) | 2012-05-15 | 2013-11-21 | Ams Ag | A method of wafer-scale integration of semiconductor devices and semiconductor device |
US9608035B2 (en) | 2012-05-15 | 2017-03-28 | Ams Ag | Method of wafer-scale integration of semiconductor devices and semiconductor device |
US10332931B2 (en) | 2012-05-15 | 2019-06-25 | Ams Ag | Semiconductor device for wafer-scale integration |
US8987904B2 (en) | 2012-07-09 | 2015-03-24 | Samsung Electronics Co., Ltd. | Substrate of semiconductor package and method of fabricating semiconductor package using the same |
US9082871B2 (en) | 2012-07-09 | 2015-07-14 | Samsung Electronics Co., Ltd. | Substrate of semiconductor package and method of fabricating semiconductor package using the same |
Also Published As
Publication number | Publication date |
---|---|
US20080003720A1 (en) | 2008-01-03 |
US7435664B2 (en) | 2008-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7435664B2 (en) | Wafer-level bonding for mechanically reinforced ultra-thin die | |
US8063482B2 (en) | Heat spreader as mechanical reinforcement for ultra-thin die | |
US7476568B2 (en) | Wafer-level assembly of heat spreaders for dual IHS packages | |
US8227907B2 (en) | Flexible interconnect pattern on semiconductor package | |
US20080003780A1 (en) | Detachable stiffener for ultra-thin die | |
US7825503B2 (en) | Covered devices in a semiconductor package | |
US11075133B2 (en) | Underfill structure for semiconductor packages and methods of forming the same | |
US9299682B2 (en) | Packaging methods for semiconductor devices | |
US20240087914A1 (en) | Method of manufacturing an electronic device and electronic device manufactured thereby | |
US20070231970A1 (en) | Cured mold compound spacer for stacked-die package | |
US11817410B2 (en) | Integrated circuit package and method | |
Garnier et al. | System in package embedding III-V chips by fan-out wafer-level packaging for RF applications | |
US20070231951A1 (en) | Reducing layer count in semiconductor packages | |
US20220384355A1 (en) | Semiconductor Devices and Methods of Manufacture | |
TWI779741B (en) | Semiconductor device and method of fabricating the same | |
US20230387101A1 (en) | Integrated Circuit Packages and Methods of Forming the Same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |