US20080199996A1 - Method for forming a split gate memory device - Google Patents
Method for forming a split gate memory device Download PDFInfo
- Publication number
- US20080199996A1 US20080199996A1 US11/676,403 US67640307A US2008199996A1 US 20080199996 A1 US20080199996 A1 US 20080199996A1 US 67640307 A US67640307 A US 67640307A US 2008199996 A1 US2008199996 A1 US 2008199996A1
- Authority
- US
- United States
- Prior art keywords
- layer
- nanoclusters
- forming
- sacrificial spacer
- sidewall
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 31
- 125000006850 spacer group Chemical group 0.000 claims abstract description 121
- 239000000463 material Substances 0.000 claims abstract description 99
- 239000000758 substrate Substances 0.000 claims abstract description 34
- 150000004767 nitrides Chemical class 0.000 claims description 34
- 239000004065 semiconductor Substances 0.000 claims description 27
- 239000003989 dielectric material Substances 0.000 claims description 21
- 229910052710 silicon Inorganic materials 0.000 claims description 12
- 239000010703 silicon Substances 0.000 claims description 12
- 238000003860 storage Methods 0.000 claims description 11
- 238000005530 etching Methods 0.000 claims description 9
- 238000000059 patterning Methods 0.000 claims description 9
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 6
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 6
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 4
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 4
- 229910003481 amorphous carbon Inorganic materials 0.000 claims description 4
- 230000001590 oxidative effect Effects 0.000 claims description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 4
- 238000004519 manufacturing process Methods 0.000 claims description 3
- 238000000926 separation method Methods 0.000 claims description 3
- 230000015654 memory Effects 0.000 description 20
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 11
- 229910021332 silicide Inorganic materials 0.000 description 10
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 10
- 238000000151 deposition Methods 0.000 description 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 9
- 229920005591 polysilicon Polymers 0.000 description 9
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 8
- 230000015572 biosynthetic process Effects 0.000 description 8
- 239000007943 implant Substances 0.000 description 7
- 230000008021 deposition Effects 0.000 description 6
- 230000006870 function Effects 0.000 description 6
- 150000002500 ions Chemical class 0.000 description 6
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 241000252506 Characiformes Species 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 239000006117 anti-reflective coating Substances 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 239000011800 void material Substances 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 238000009832 plasma treatment Methods 0.000 description 1
- 238000012913 prioritisation Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
- 238000011282 treatment Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Definitions
- This disclosure relates generally to semiconductors, and more specifically, to semiconductor memories and the manufacture thereof.
- split gate memory cells have found a particular use in non-volatile memories (NVMs) that have many applications.
- a split gate memory cell has two distinguishable channel regions, respectively controlled by a select gate and a control gate, which are electrically separated by a dielectric.
- the select gate channel acts as an access device to select the memory cell under the control gate during read or program operations.
- a particular concern in any memory device is to have a sufficient voltage differential between program and erase states. This voltage differential may be considered as a memory window for differentiating between program and erase modes. Efficient removal of electrons from the storage element(s) during an erase operation helps to increase the size of the memory window and therefore improve program and erase efficiency.
- a charge storage layer is used having nanoclusters which hold charge.
- nanocluster layer It may be difficult to remove all electrons from some portions of a nanocluster layer. For example, complete removal of charge from the nanoclusters which lie in the dielectric between the select gate and the control gate or at a corner of the control gate that is closer to the select gate, may be difficult. Any residual charge left in a nanocluster layer that is close to a channel of a memory cell can result in a partially erased memory cell. Such partially erased memory cells result in variation in the threshold voltage distribution of the memory in the erased state.
- FIGS. 1-13 illustrate in cross-sectional form one form of a split gate memory device made in accordance with a first embodiment
- FIGS. 14-26 illustrate in cross-sectional form another form of a split gate memory device made in accordance with a second embodiment
- FIGS. 27-32 illustrate in cross-sectional form yet another form of a split gate memory device made in accordance with yet another embodiment.
- FIG. 1 Illustrated in FIG. 1 is a cross-sectional view of a semiconductor memory device 10 .
- a semiconductor substrate 12 is provided.
- the semiconductor substrate 12 described herein can be any semiconductor material or combinations of materials, such as gallium arsenide, silicon germanium, silicon-on-insulator (SOI), silicon, monocrystalline silicon, the like, and combinations of the above.
- a dielectric layer 14 that functions as an insulating layer.
- the dielectric layer 14 is an oxide and is thermally grown. In another form the oxide may be deposited on the semiconductor substrate 12 . In other forms the dielectric layer 14 may be a high-K material or other conventional oxide materials.
- Overlying the dielectric layer 14 is a layer of select gate material 16 .
- the select gate material 16 is a polysilicon layer. In another form the select gate material 16 may be formed of any of various metals or metal alloys. Overlying the select gate material 16 is a nitride layer 18 .
- relative thicknesses of the dielectric layer 14 and the select gate material 16 are the following: select gate material 16 is in a range of 100 to 150 nanometers and the nitride layer 18 is in a range of 100 to 200 nanometers.
- the dielectric layer 14 has a thickness in a range of a few nanometers.
- a relatively thin oxide layer (not shown in this embodiment, but shown in a later embodiment) is formed between the select gate material 16 and the nitride layer 18 .
- a relatively thin oxide layer 19 that is deposited onto the select gate material 16 .
- a mask 20 Overlying a portion of the oxide layer 19 is a mask 20 .
- the mask 20 in one form, is made of photoresist material.
- Illustrated in FIG. 2 is further processing of the memory device 10 .
- An etch of the memory device 10 is performed. The etching is a conventional dry etch and will not be further detailed.
- portions of the oxide layer 19 , nitride layer 18 , select gate material 16 and dielectric layer 14 are removed.
- a resulting stack of oxide layer 19 , nitride layer 18 , select gate material 16 and dielectric layer 14 is formed.
- the location of this stack structure as determined by the mask 20 determines the future location of a select gate 22 of the split gate memory cell that is being formed.
- a tunnel oxide is thermally grown in a conventional manner to form tunnel oxide 24 on all exposed silicon surfaces.
- the tunnel oxide 24 forms on the exposed surface of semiconductor substrate 12 and on the sidewalls of the select gate 22 .
- the tunnel oxide 24 may alternatively be formed as a deposited oxide layer that is conformal over the nitride layer 18 and oxide layer 19 .
- the tunnel oxide 24 may be a high-K material or conventional oxide or nitrided oxide materials.
- a spacer 26 is formed by conformally depositing silicon nitride over memory device 10 and subsequently performing an anisotropic etch step. The spacer 26 therefore results on the outermost sidewalls of select gate 22 .
- the lateral thickness of spacer 26 is controlled by the deposition time and is desired to have a predetermined minimum thickness. In one form the lateral thickness of spacer 26 is within a range of ten (10) nanometers to thirty (30) nanometers, but other values outside of this range may be used depending upon the processing geometries.
- the etching to form the spacer 26 should be explained further as there are several methods to perform this etch.
- an etch step is used that is selective to all exposed oxide surfaces meaning that the etch step does not significantly affect any oxide surfaces.
- the exposed tunnel oxide 24 and oxide layer 19 keep substantially the same thicknesses as before the etch step.
- a dilute hydrofluoric (HF) wet etch may be used to remove damaged portions of the oxide and appropriate anneals may be performed to cure these surfaces. Examples of such post-etch treatments might be nitrogen or oxygen anneals or plasma treatments of the oxide using remote plasma sources.
- the lateral thickness of the formed spacer 26 is relevant to note.
- the spacer 26 will be used as explained below to form an area where nanoclusters are not present.
- spacer 26 different materials other than nitride may be used to form spacer 26 .
- Such materials include silicon germanium where the germanium content is approximately twenty-five percent (25%) of the spacer material.
- Another spacer material may be titanium nitride.
- Yet another material may be an amorphous carbon film. All three of these alternative materials may be etched using conventional anisotropic dry etch chemistries. While it is assumed that the spacer 26 is continuous around the select gate 22 , it should be apparent that the spacer 26 does not have to be continuous and may be separated by one or more intervening materials.
- a layer of nanoclusters 28 is formed on all exposed surfaces of the memory device 10 .
- the nanoclusters 28 are formed of silicon. It should be understood that other nanocluster materials may be used including tungsten, silicon germanium and others. It is expected that the nanoclusters 28 will be deposited on all exposed surfaces whether vertical or horizontal and independent of surface orientation.
- the nanoclusters are formed in a substantially uniform layer. It should be understood that the layer of nanoclusters 28 may be formed in any of various methods used to form nanoclusters. In one form the layer of nanoclusters 28 is formed by an low pressure chemical vapor deposition (LPCVD) method.
- LPCVD low pressure chemical vapor deposition
- FIG. 6 Illustrated in FIG. 6 is further processing of the memory device 10 .
- an etch step or removal of a portion of the nanoclusters 28 by the removal of spacer 26 is performed.
- Spacer 26 is removed by using a wet etch chemistry that is selective to the particular material that the spacer 26 is formed of while not etching any underlying tunnel oxide 24 .
- a hot phosphoric acid bath may be used to remove the spacer 26 while leaving substantially undisturbed the underlying tunnel oxide 24 and any silicon nanoclusters 28 which do not overlie spacer 26 .
- the nanoclusters 28 may have a nitrided oxide layer (not shown) formed around the nanoclusters 28 .
- the nitrided oxide layer functions to prevent silicon from being consumed by the hot phosphoric acid solution.
- a piranha solution etch can be used to remove the spacer 26 . Any of nanoclusters 28 that overlie the spacer 26 are also removed during this etch.
- the piranha solution etch has good selectivity to oxide and silicon and therefore no significant degradation to the nanoclusters 28 results.
- the resulting memory device 10 does not have any nanoclusters of nanoclusters 28 remaining along most of the vertical sides of the tunnel oxide 24 adjacent to the select gate 22 .
- nanoclusters have been removed adjacent the select gate 22 by an amount at least the length of the lateral width of spacer 26 .
- nanoclusters on the horizontal surfaces of tunnel oxide 24 have a buffer zone of separation from the select gate 22 .
- some lateral etching of nitride layer 18 results and is not expected to impact the performance of memory device 10 .
- a portion of the nanoclusters 28 which may be difficult to completely erase and which may lead to variation in the threshold voltage distribution of the memory in the erased state, has been eliminated.
- a conformal oxide layer 30 is deposited overlying and adjacent the layer of nanoclusters 28 .
- oxide layer 30 has a thickness varying from five to twenty nanometers. In an alternate form the oxide layer 30 may be thermally grown around the nanoclusters 28 .
- a conformal layer 32 of polysilicon is deposited overlying the memory device 10 .
- the layer 32 has a thickness generally within a range of 100 nanometers to 200 nanometers. The thickness and subsequent etching of layer 32 determines the effective control gate length and therefore may be modified depending upon application needs.
- FIG. 8 Illustrated in FIG. 8 is further processing of the memory device 10 .
- an anisotropic dry etch is performed to remove a portion of layer 32 that is above select gate 22 .
- a remaining portion of layer 32 is left all around the select gate 22 to form a control gate structure 34 on the right-hand side of the select gate 22 .
- the select gate 22 is separated laterally from the control gate structure 34 by the thickness of the tunnel oxide 24 and the oxide layer 30 .
- a minimal amount of nanoclusters 28 are present to the side of control gate structure 34 between select gate 22 and control gate structure 34 .
- a significant amount of nanoclusters 28 exists immediately below the control gate structure 34 to function as the charge storage layer for the control gate structure 34 .
- FIG. 9 Illustrated in FIG. 9 is further processing of the memory device 10 .
- a mask 36 is placed over a right-half portion of the memory device 10 .
- the mask 36 is conventional and in one form is photoresist.
- the mask 36 also extends over approximately one-half of the select gate 22 .
- an etch step is performed to remove the left portion of layer 32 selective to the underlying oxide.
- the etch step is a dry etch to remove the polysilicon of layer 32 . Alternatively a wet etch may be used.
- Mask 36 is then removed.
- FIG. 10 Illustrated in FIG. 10 is further processing of the memory device 10 .
- All of the exposed nanoclusters 28 that are not underlying control gate structure 34 are removed by a wet etch step.
- the wet etch step can be an HF wet etch to dissolve the oxide and a standard clean one (SC 1 ) etch is used to dislodge the remaining silicon nanoclusters 28 after the wet etch.
- SC 1 etch is conventional in semiconductor processing.
- FIG. 11 Illustrated in FIG. 11 is further processing of the memory device 10 .
- a conventional hot phosphoric etch of nitride layer 18 is performed to remove nitride layer 18 .
- a polysilicon oxidation step is performed to protect exposed surfaces of control gate structure 34 and select gate 22 .
- the selectivity of the hot phosphoric acid etch to nitride will result in the control gate structure 34 and the select gate 22 remaining intact after the etch step.
- an ion implant is performed to create lightly doped source/drain regions 44 and 45 , respectively, within semiconductor substrate 12 .
- the ion implant is self-aligning to the presence of the control gate structure 34 and select gate 22 .
- Nitride spacers 38 , 40 and 42 are formed by depositing nitride and performing an anisotropic etch. The formation of these spacers is conventional and will not be further detailed.
- Source/drain implants are made by conventional ion implant to form a source region 50 in semiconductor substrate 12 and a drain region 52 in semiconductor substrate 12 .
- Each of the source region 50 , the drain region 52 , the control gate structure 34 and the select gate 22 has a silicide contact formed at an exposed surface thereof to make electrical contact to memory device 10 .
- a silicide region 58 is formed at an upper surface of source region 50 for making electrical contact to source region 50 .
- a silicide region 60 is formed at an upper surface of drain region 52 for making electrical contact to drain region 52 .
- a silicide region 54 is formed at an upper surface of select gate 22 for making electrical contact to select gate 22 .
- a silicide region 56 is formed at an upper surface of the control gate structure 34 for making electrical contact to the control gate structure. Therefore it should be apparent that there has been provided a method for forming a split gate memory device having a select gate 22 that is physically separated from the control gate structure 34 . It should be noted that the charge storage layer of nanoclusters 28 that underlies the control gate structure 34 does not have any nanoclusters in the left-most corner region. We have noted that any nanoclusters present in this gap area or corner are difficult to erase with a conventional erase voltage. Nanoclusters in this corner region randomly couple to the control gate structure 34 and thus can cause fluctuations in device performance. The omission or void of nanoclusters in the left corner and immediately up the side of control gate structure leads to more reliable erase operations of the memory device 1 .
- FIG. 14 Illustrated in FIG. 14 is a memory device 62 formed in accordance with another embodiment.
- a semiconductor substrate 64 is provided.
- the semiconductor substrate 64 is formed of silicon.
- an oxide layer 66 for a select gate is formed by deposition.
- Overlying the oxide layer 66 is a layer 68 of select gate material.
- the select gate material is polysilicon. Other conductive materials, including metals, may be used.
- Overlying the layer 68 is formed a nitride layer 70 . In one form these layers are formed by deposition.
- a trench 72 and a trench 74 are etched by a conventional dry etch.
- the trench 72 is formed to be wider than trench 74 .
- the lateral dimensions of a select gate 69 to be identified below in FIG. 24 are thereby defined by the placement of the trenches 72 and 74 .
- the trenches 72 and 74 remove a portion of the nitride layer 70 , the layer 68 and the oxide layer 66
- FIG. 15 Illustrated in FIG. 15 is further processing of memory device 62 wherein a tunnel oxide 76 is thermally grown on exposed surfaces of layer 68 and oxide layer 66 within trench 72 . Similarly, a tunnel oxide 78 is thermally grown on exposed surfaces of layer 68 and oxide layer 66 within trench 74 . The tunnel oxide 76 and tunnel oxide 78 is selective and does not form on nitride layer 70 .
- a sacrificial spacer 80 is formed on the vertical sidewalls of the tunnel oxide 76 within trench 72 .
- a sacrificial spacer 82 is formed on the vertical sidewalls of the tunnel oxide 78 .
- the sacrificial spacers 80 and 82 are nitride spacers.
- the sacrificial spacers 80 and 82 are formed by depositing a layer of nitride and performing a conventional anisotropic etch.
- FIG. 17 Illustrated in FIG. 17 is further processing of memory device 62 wherein a layer of nanoclusters 84 is conformally deposited.
- the nanoclusters 84 are in one form silicon nanoclusters although other materials may be used.
- the deposition of nanoclusters 84 covers all exposed horizontal and vertical surfaces.
- Illustrated in FIG. 18 is further processing of memory device 62 wherein the nanoclusters 84 are removed in all regions of the memory device 62 except on the bottom surface of each of trench 72 and trench 74 and any exposed area of tunnel oxides 76 and 78 .
- the sacrificial spacers 80 and 82 are respectively removed from tunnel oxide 76 and tunnel oxide 78 . This removal step is performed by a conventional hot phosphorous etch. As sacrificial spacers 80 and 82 are removed, the nanoclusters 84 attached to those sidewall spacers are also removed from memory device 62 .
- the resulting structure has nanoclusters 84 only on the bottom trench surface of trenches 72 and 74 in contact with tunnel oxides 76 and 78 and on the upper rounded corners of the tunnel oxide 76 and tunnel oxide 78 .
- FIG. 19 Illustrated in FIG. 19 is further processing of memory device 62 wherein a conformal oxide layer 88 is formed by deposition.
- the conformal oxide layer 88 covers all exposed surfaces of memory device 62 including the remaining nanoclusters 84 .
- An overlying layer 90 of control gate material is deposited overlying the conformal oxide layer 88 .
- the control gate material in one form is polysilicon. In other forms the control gate material may be a metal or any of various semiconductor materials.
- FIG. 20 Illustrated in FIG. 20 is further processing of memory device 62 .
- a chemical mechanical polish (CMP) polish step is performed to remove an upper portion of the layer 90 of control gate material and an upper portion of the oxide layer 88 .
- the CMP polishing uses the nitride in nitride layer 70 as a polish stop to determine when the polishing should stop.
- the resulting structure of memory device 62 has a planar top surface and the layer 90 of control gate material has been separated to form a sacrificial control gate 92 and a control gate 94 .
- An oxide layer 96 is formed on and within the control gate material of sacrificial control gate 92 .
- An oxide layer 98 is formed on and within the control gate material of control gate 94 .
- the oxide layers 96 and 98 are formed by growing the oxide from the control gate material. In another form the oxide layers 96 and 98 are formed by conventional deposition.
- FIG. 22 Illustrated in FIG. 22 is further processing of memory device 62 .
- a mask 100 is placed over memory device 62 to completely cover the sacrificial control gate 92 and to cover approximately one-half of the control gate 94 that is closest to the sacrificial control gate 92 .
- the mask is provided by using a photoresist mask. Other types of masking materials may however be used.
- a wet etch is performed to remove the exposed portion of nitride layer 70 and the subsequently exposed portion of layer 68 of select gate material which is typically polysilicon. This etch exposes a right-most portion of the select gate oxide layer 66 .
- FIG. 23 Illustrated in FIG. 23 is further processing of memory device 62 wherein the mask 100 has been removed and replaced with a mask 104 which is for example photoresist.
- Mask 104 leaves the sacrificial control gate 92 exposed and now masks the control gate 94 and portions of memory device 62 to the left of the opening.
- An etch is performed which selectively etches oxide layer 96 and does not etch the sacrificial control gate 92 .
- the etch chemistry is then changed to etch the exposed sacrificial control gate 92 without removing the adjoining oxide layer 88 .
- Conventional etch chemistries may be implemented in succession to selectively remove oxide layer 96 and sacrificial control gate 92 .
- Illustrated in FIG. 24 is further processing of memory device 62 wherein the mask 104 has been removed.
- a wet etch is performed that removes oxide layer 98 , remaining portions of nitride layer 70 , remaining portions of oxide layer 88 and exposed nanoclusters 84 within the sacrificial control gate region.
- the resulting structure is subjected to an ion implant and dopants are driven into the semiconductor substrate to form lightly doped drain regions 106 and 108 .
- FIG. 25 Illustrated in FIG. 25 is final processing of memory device 62 wherein nitride sidewall spacers are formed.
- a spacer 110 is formed and a spacer 112 is formed. Additionally a spacer 114 is formed. All of these spacers are nitride spacers and are formed on exposed surfaces of polysilicon. The nitride spacer formation process is conventional and will not be detailed herein. With spacers 110 and 114 present an ion implant is performed to form a source 116 and a drain 118 from the previously formed lightly doped drain regions 106 and 108 , respectively. Additionally, layer 68 has electrical contact thereto formed by the formation of an overlying silicide region 122 .
- Control gate 94 has electrical contact thereto formed by the formation of an overlying silicide region 124 .
- the source 116 has electrical contact thereto formed by the formation of an overlying silicide region 126 .
- the drain 118 has electrical contact thereto formed by the formation of an overlying silicide region 128 .
- memory device 62 is a split gate memory having a select gate 69 and a control gate 94 .
- the charge storage region provided by nanoclusters 84 does not have any nanoclusters located in the left-most region of the lower section of oxide layer 88 .
- the absence of nanoclusters in this area avoids the previously discussed partial erase memory condition which can become a problem in conventional split gate memories. While a few nanoclusters may exist in the upper area of oxide layer 88 , such nanoclusters are sufficiently removed from the device's channel region as to have no effect on the integrity of an erase operation.
- the channel of memory device is located in the upper portion of semiconductor substrate between the source 116 and the drain 118 .
- FIG. 26 Illustrated in FIG. 26 is a memory device 130 formed in accordance with another embodiment described herein.
- a semiconductor substrate 132 is provided.
- An overlying gate oxide layer 134 is provided. Overlying the gate oxide layer 134 is a layer 136 of select gate material. Overlying the layer 136 is a dielectric layer 138 .
- the dielectric layer 138 is either a nitride or an oxide. Overlying the dielectric layer 138 is a nitride layer 140 which functions as a protective cap and is an antireflective coating. A portion of these layers is removed above the semiconductor substrate 132 to form an area 142 that will define the location of the control gate to be subsequently formed.
- FIG. 27 Illustrated in FIG. 27 is memory device 130 in which tunnel oxide 144 is grown from the exposed layer 136 of select gate material and the semiconductor substrate 132 .
- a sacrificial sidewall spacer 146 is formed adjacent the exposed vertical side of the tunnel oxide 144 .
- a layer of nanoclusters 148 is formed overlying all of the exposed surfaces of memory device 130 . In one form silicon nanoclusters are deposited.
- Illustrated in FIG. 28 is further processing of memory device 130 in which the sacrificial sidewall spacer 146 is removed which removes all adjoining nanoclusters that are in contact with the spacer 146 . Additionally, the nitride layer 140 is removed which further removes all of the nanoclusters that were attached to the nitride layer 140 . The nitride layer 140 is removed by a wet etch. The resulting structure at this point in the processing has nanoclusters only along the horizontal surfaces of tunnel oxide 144 and along the previously exposed side of the dielectric layer 138 .
- FIG. 29 Illustrated in FIG. 29 is further processing of memory device 130 in which a conformal layer of oxide 150 is deposited around the nanoclusters 148 . Overlying the layer of oxide 150 is a layer 152 of control gate material. In one form the control gate material is polysilicon, but metal or other semiconductor materials may be used. Overlying the layer 152 is a conformal nitride layer 154 that functions as an antireflective coating.
- Illustrated in FIG. 30 is further processing of memory device 130 in which a mask (not shown) is used to etch away a portion of the nitride layer 154 and the layer 152 .
- a conventional dry etch is used to remove these layers.
- FIG. 31 Illustrated in FIG. 31 is further processing of memory device 130 in which another mask (not shown) is used to further etch the nitride layer 154 and exposed portions of the layer of oxide 150 , the dielectric layer 138 , the layer 136 of select gate material and the gate oxide 134 .
- a conventional wet etch is used to remove oxide material.
- An area 160 is the area which is masked off.
- the previous layer 136 of select gate material becomes a select gate 158 .
- the previous layer 152 of control gate material becomes a control gate 156 .
- the storage layer of nanoclusters 148 does not contain nanoclusters adjacent or in the bottom left corner of the storage layer. As a result, residual charge is not contained in this area after an erase operation and reliable erases may be implemented.
- Source region 162 and drain region 164 are formed by forming lightly doped drains with an ion implant. Conventional sidewall spacers 170 and 172 are formed and the source region 162 and drain region 164 are then formed. Silicide regions 166 , 168 , 174 and 176 are formed at the exposed conductive surfaces of the memory device's terminals. A completed transistor memory cell has thus been provided.
- a method of forming a split gate memory device A layer of select gate material is formed over a substrate.
- the layer of select gate material is patterned to form a first sidewall.
- a sacrificial spacer is formed adjacent to the first sidewall.
- a layer of nanoclusters is formed over the substrate including on the sacrificial spacer.
- the sacrificial spacer is removed after the forming the layer of nanoclusters, wherein the removing removes nanoclusters of the layer of nanoclusters formed on the sacrificial spacer and leaves other nanoclusters of the layer of nanoclusters.
- a layer of control gate material is formed over the substrate after the removing the sacrificial spacer.
- a control gate of a split gate memory device is formed from the layer of control gate material, wherein the control gate is located over nanoclusters of the layer of nanoclusters.
- a layer of dielectric material is formed over the layer of nanoclusters after the removing and prior to the forming the layer of control gate material.
- a layer of dielectric material is formed on the first sidewall prior to the forming the sacrificial spacer.
- the forming of a layer of dielectric material on the first sidewall includes growing an oxide layer on the first sidewall by oxidizing material of the first sidewall.
- the forming of the layer of dielectric material includes forming a layer of dielectric material over the substrate in a first area adjacent to the first sidewall and where the layer of select gate material has been removed.
- the sacrificial spacer is formed in the first area on the layer of dielectric material.
- the forming the layer of nanoclusters includes forming nanoclusters on the layer of dielectric material in a second area of the first area adjacent to the sacrificial spacer. The removing leaves nanoclusters of the layer of nanoclusters in the second area.
- the split gate memory storage device includes a charge storage structure including nanoclusters of the layer of nanoclusters in the second area.
- the forming the sacrificial spacer includes forming a layer of spacer material on the layer of dielectric material.
- the removing includes etching the sacrificial spacer with an etch chemistry that is selective to a material of the sacrificial spacer and does not etch a material of the dielectric layer.
- the forming of a sacrificial spacer includes forming a sacrificial spacer that includes a nitride. In another embodiment the forming of a sacrificial spacer includes forming a sacrificial spacer that includes titanium nitride. In another form the forming of a sacrificial spacer includes forming a sacrificial spacer that includes silicon nitride. In yet another form forming the sacrificial spacer includes forming a sacrificial spacer that includes silicon germanium. In another form nanoclusters formed on the sacrificial spacer are absorbed into the sacrificial spacer prior to the removing.
- forming the sacrificial spacer includes forming a sacrificial spacer that includes amorphous carbon.
- the nanoclusters include silicon.
- the patterning the layer of select gate material forms a second sidewall. The second sidewall is an opposite sidewall to the first sidewall. The first sidewall defines a first sidewall of a select gate of the split gate memory device and the second sidewall defines a second sidewall of the select gate.
- the control gate includes a base portion, wherein no nanoclusters of the layer of nanoclusters are located between the base portion and the first sidewall.
- a method of forming a split gate memory device by forming a first layer of dielectric material over a substrate.
- a layer of select gate material is formed over the first layer of dielectric material.
- a select gate of a split gate memory device is formed from the layer of select gate material wherein the forming a select gate includes patterning the layer of select gate material to form a first sidewall. The patterning removes the layer of select gate material in a first area adjacent to the first sidewall.
- a second dielectric layer is formed on the first sidewall, and a sacrificial spacer is formed on the second dielectric layer.
- a layer of nanoclusters is formed over the substrate including on the sacrificial spacer.
- the sacrificial spacer is removed with an etch chemistry that is selective to a material of the sacrificial spacer and does not etch a material of the second dielectric layer, wherein the removing removes nanoclusters of the layer of nanoclusters formed on the sacrificial spacer and leaves nanoclusters of the layer of nanoclusters formed in a second area of the first area outside a location of the sacrificial spacer.
- a charge storage structure of the split gate memory device includes nanoclusters of the layer of nanoclusters in the second area.
- a layer of control gate material is formed over the substrate after the removing including over the nanoclusters of the layer of nanoclusters in the second area.
- a control gate of the memory device is formed from the layer of control gate material.
- a method of making a semiconductor device by patterning a wafer to form a first sidewall and a lower surface in a first area adjacent to the first sidewall.
- a first dielectric layer is formed on the first sidewall and over the lower surface.
- a sacrificial spacer on the first dielectric layer is formed adjacent to the first sidewall in the first area.
- a layer of nanoclusters is formed on the wafer including on the sacrificial spacer and over a second area of the first area located adjacent to the sacrificial spacer.
- the sacrificial spacer is removed using an etch chemistry that is selective to a material of the sacrificial spacer and does not etch a material of the first dielectric layer, wherein the removing removes nanoclusters of the layer of nanoclusters formed on the sacrificial spacer and leaves nanoclusters of the layer of nanoclusters formed in the second area.
- the forming of the first dielectric layer includes oxidizing material of the first sidewall and material of the lower surface.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Nanotechnology (AREA)
- Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Ceramic Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- 1. Field
- This disclosure relates generally to semiconductors, and more specifically, to semiconductor memories and the manufacture thereof.
- 2. Related Art
- Split gate memory cells have found a particular use in non-volatile memories (NVMs) that have many applications. A split gate memory cell has two distinguishable channel regions, respectively controlled by a select gate and a control gate, which are electrically separated by a dielectric. The select gate channel acts as an access device to select the memory cell under the control gate during read or program operations. A particular concern in any memory device is to have a sufficient voltage differential between program and erase states. This voltage differential may be considered as a memory window for differentiating between program and erase modes. Efficient removal of electrons from the storage element(s) during an erase operation helps to increase the size of the memory window and therefore improve program and erase efficiency. In some split-gate memory structures a charge storage layer is used having nanoclusters which hold charge. It may be difficult to remove all electrons from some portions of a nanocluster layer. For example, complete removal of charge from the nanoclusters which lie in the dielectric between the select gate and the control gate or at a corner of the control gate that is closer to the select gate, may be difficult. Any residual charge left in a nanocluster layer that is close to a channel of a memory cell can result in a partially erased memory cell. Such partially erased memory cells result in variation in the threshold voltage distribution of the memory in the erased state.
- The present invention is illustrated by way of example and is not limited by the accompanying figures, in which like references indicate similar elements. Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale.
-
FIGS. 1-13 illustrate in cross-sectional form one form of a split gate memory device made in accordance with a first embodiment; -
FIGS. 14-26 illustrate in cross-sectional form another form of a split gate memory device made in accordance with a second embodiment; and -
FIGS. 27-32 illustrate in cross-sectional form yet another form of a split gate memory device made in accordance with yet another embodiment. - Illustrated in
FIG. 1 is a cross-sectional view of asemiconductor memory device 10. Asemiconductor substrate 12 is provided. Thesemiconductor substrate 12 described herein can be any semiconductor material or combinations of materials, such as gallium arsenide, silicon germanium, silicon-on-insulator (SOI), silicon, monocrystalline silicon, the like, and combinations of the above. Overlying thesemiconductor substrate 12 is adielectric layer 14 that functions as an insulating layer. In one form thedielectric layer 14 is an oxide and is thermally grown. In another form the oxide may be deposited on thesemiconductor substrate 12. In other forms thedielectric layer 14 may be a high-K material or other conventional oxide materials. Overlying thedielectric layer 14 is a layer ofselect gate material 16. In one form theselect gate material 16 is a polysilicon layer. In another form theselect gate material 16 may be formed of any of various metals or metal alloys. Overlying theselect gate material 16 is anitride layer 18. By way of example only, relative thicknesses of thedielectric layer 14 and theselect gate material 16 are the following:select gate material 16 is in a range of 100 to 150 nanometers and thenitride layer 18 is in a range of 100 to 200 nanometers. Thedielectric layer 14 has a thickness in a range of a few nanometers. In another form it should be understood that a relatively thin oxide layer (not shown in this embodiment, but shown in a later embodiment) is formed between theselect gate material 16 and thenitride layer 18. Overlying thenitride layer 18 is a relativelythin oxide layer 19 that is deposited onto theselect gate material 16. Overlying a portion of theoxide layer 19 is amask 20. Themask 20, in one form, is made of photoresist material. - Illustrated in
FIG. 2 is further processing of thememory device 10. An etch of thememory device 10 is performed. The etching is a conventional dry etch and will not be further detailed. As a result of etching thememory device 10, portions of theoxide layer 19,nitride layer 18,select gate material 16 anddielectric layer 14 are removed. A resulting stack ofoxide layer 19,nitride layer 18,select gate material 16 anddielectric layer 14 is formed. The location of this stack structure as determined by themask 20 determines the future location of aselect gate 22 of the split gate memory cell that is being formed. - Illustrated in
FIG. 3 is further processing of thememory device 10. A tunnel oxide is thermally grown in a conventional manner to formtunnel oxide 24 on all exposed silicon surfaces. As a result, thetunnel oxide 24 forms on the exposed surface ofsemiconductor substrate 12 and on the sidewalls of theselect gate 22. In one form thetunnel oxide 24 may alternatively be formed as a deposited oxide layer that is conformal over thenitride layer 18 andoxide layer 19. In other forms thetunnel oxide 24 may be a high-K material or conventional oxide or nitrided oxide materials. - Illustrated in
FIG. 4 is further processing of thememory device 10. Aspacer 26 is formed by conformally depositing silicon nitride overmemory device 10 and subsequently performing an anisotropic etch step. Thespacer 26 therefore results on the outermost sidewalls ofselect gate 22. The lateral thickness ofspacer 26 is controlled by the deposition time and is desired to have a predetermined minimum thickness. In one form the lateral thickness ofspacer 26 is within a range of ten (10) nanometers to thirty (30) nanometers, but other values outside of this range may be used depending upon the processing geometries. The etching to form thespacer 26 should be explained further as there are several methods to perform this etch. In one form an etch step is used that is selective to all exposed oxide surfaces meaning that the etch step does not significantly affect any oxide surfaces. As a result, the exposedtunnel oxide 24 andoxide layer 19 keep substantially the same thicknesses as before the etch step. In case there is some damage to any of the exposed oxide surfaces, a dilute hydrofluoric (HF) wet etch may be used to remove damaged portions of the oxide and appropriate anneals may be performed to cure these surfaces. Examples of such post-etch treatments might be nitrogen or oxygen anneals or plasma treatments of the oxide using remote plasma sources. - The lateral thickness of the formed
spacer 26 is relevant to note. Thespacer 26 will be used as explained below to form an area where nanoclusters are not present. - In other forms, different materials other than nitride may be used to form
spacer 26. Such materials include silicon germanium where the germanium content is approximately twenty-five percent (25%) of the spacer material. Another spacer material may be titanium nitride. Yet another material may be an amorphous carbon film. All three of these alternative materials may be etched using conventional anisotropic dry etch chemistries. While it is assumed that thespacer 26 is continuous around theselect gate 22, it should be apparent that thespacer 26 does not have to be continuous and may be separated by one or more intervening materials. - Illustrated in
FIG. 5 is further processing of thememory device 10. A layer ofnanoclusters 28 is formed on all exposed surfaces of thememory device 10. In one form thenanoclusters 28 are formed of silicon. It should be understood that other nanocluster materials may be used including tungsten, silicon germanium and others. It is expected that thenanoclusters 28 will be deposited on all exposed surfaces whether vertical or horizontal and independent of surface orientation. The nanoclusters are formed in a substantially uniform layer. It should be understood that the layer ofnanoclusters 28 may be formed in any of various methods used to form nanoclusters. In one form the layer ofnanoclusters 28 is formed by an low pressure chemical vapor deposition (LPCVD) method. - Illustrated in
FIG. 6 is further processing of thememory device 10. Subsequent to the formation of the layer ofnanoclusters 28, an etch step or removal of a portion of thenanoclusters 28 by the removal ofspacer 26 is performed.Spacer 26 is removed by using a wet etch chemistry that is selective to the particular material that thespacer 26 is formed of while not etching anyunderlying tunnel oxide 24. For example, if thespacer 26 is formed of silicon nitride, a hot phosphoric acid bath may be used to remove thespacer 26 while leaving substantially undisturbed theunderlying tunnel oxide 24 and anysilicon nanoclusters 28 which do not overliespacer 26. In order to protect thenanoclusters 28 from the hot phosphoric acid bath, thenanoclusters 28 may have a nitrided oxide layer (not shown) formed around thenanoclusters 28. The nitrided oxide layer functions to prevent silicon from being consumed by the hot phosphoric acid solution. - In the case of
spacer 26 being implemented with any of the materials of titanium nitride, silicon germanium and amorphous carbon film, a piranha solution etch can be used to remove thespacer 26. Any ofnanoclusters 28 that overlie thespacer 26 are also removed during this etch. The piranha solution etch has good selectivity to oxide and silicon and therefore no significant degradation to thenanoclusters 28 results. - It should be noted that the resulting
memory device 10 does not have any nanoclusters ofnanoclusters 28 remaining along most of the vertical sides of thetunnel oxide 24 adjacent to theselect gate 22. Of particular value on the horizontal surface, nanoclusters have been removed adjacent theselect gate 22 by an amount at least the length of the lateral width ofspacer 26. As a result, nanoclusters on the horizontal surfaces oftunnel oxide 24 have a buffer zone of separation from theselect gate 22. It may be noted that in the case of a nitride spacer, some lateral etching ofnitride layer 18 results and is not expected to impact the performance ofmemory device 10. Thus, a portion of thenanoclusters 28, which may be difficult to completely erase and which may lead to variation in the threshold voltage distribution of the memory in the erased state, has been eliminated. - Illustrated in
FIG. 7 is further processing of thememory device 10. Aconformal oxide layer 30 is deposited overlying and adjacent the layer ofnanoclusters 28. In oneform oxide layer 30 has a thickness varying from five to twenty nanometers. In an alternate form theoxide layer 30 may be thermally grown around thenanoclusters 28. Aconformal layer 32 of polysilicon is deposited overlying thememory device 10. Thelayer 32 has a thickness generally within a range of 100 nanometers to 200 nanometers. The thickness and subsequent etching oflayer 32 determines the effective control gate length and therefore may be modified depending upon application needs. - Illustrated in
FIG. 8 is further processing of thememory device 10. In the illustrated form an anisotropic dry etch is performed to remove a portion oflayer 32 that is aboveselect gate 22. A remaining portion oflayer 32 is left all around theselect gate 22 to form acontrol gate structure 34 on the right-hand side of theselect gate 22. Theselect gate 22 is separated laterally from thecontrol gate structure 34 by the thickness of thetunnel oxide 24 and theoxide layer 30. It should be noted that a minimal amount ofnanoclusters 28 are present to the side ofcontrol gate structure 34 betweenselect gate 22 andcontrol gate structure 34. However, a significant amount ofnanoclusters 28 exists immediately below thecontrol gate structure 34 to function as the charge storage layer for thecontrol gate structure 34. Additionally, it should be noted that there is an omission or void ofnanoclusters 28 at the adjoining left corner below thecontrol gate structure 34 that is in close proximity to thesemiconductor substrate 12. - Illustrated in
FIG. 9 is further processing of thememory device 10. Amask 36 is placed over a right-half portion of thememory device 10. Themask 36 is conventional and in one form is photoresist. Themask 36 also extends over approximately one-half of theselect gate 22. With the mask in place an etch step is performed to remove the left portion oflayer 32 selective to the underlying oxide. The etch step is a dry etch to remove the polysilicon oflayer 32. Alternatively a wet etch may be used.Mask 36 is then removed. - Illustrated in
FIG. 10 is further processing of thememory device 10. All of the exposednanoclusters 28 that are not underlyingcontrol gate structure 34 are removed by a wet etch step. The wet etch step can be an HF wet etch to dissolve the oxide and a standard clean one (SC1) etch is used to dislodge the remainingsilicon nanoclusters 28 after the wet etch. The SC1 etch is conventional in semiconductor processing. - Illustrated in
FIG. 11 is further processing of thememory device 10. A conventional hot phosphoric etch ofnitride layer 18 is performed to removenitride layer 18. To protect exposed surfaces ofcontrol gate structure 34 andselect gate 22, a polysilicon oxidation step is performed. The selectivity of the hot phosphoric acid etch to nitride will result in thecontrol gate structure 34 and theselect gate 22 remaining intact after the etch step. Subsequently, an ion implant is performed to create lightly doped source/drain regions semiconductor substrate 12. The ion implant is self-aligning to the presence of thecontrol gate structure 34 andselect gate 22. - Illustrated in
FIG. 12 is further processing of thememory device 10.Nitride spacers - Illustrated in
FIG. 13 is further processing of thememory device 10. Source/drain implants are made by conventional ion implant to form asource region 50 insemiconductor substrate 12 and adrain region 52 insemiconductor substrate 12. Each of thesource region 50, thedrain region 52, thecontrol gate structure 34 and theselect gate 22 has a silicide contact formed at an exposed surface thereof to make electrical contact tomemory device 10. In particular, asilicide region 58 is formed at an upper surface ofsource region 50 for making electrical contact to sourceregion 50. Asilicide region 60 is formed at an upper surface ofdrain region 52 for making electrical contact to drainregion 52. Asilicide region 54 is formed at an upper surface ofselect gate 22 for making electrical contact to selectgate 22. Asilicide region 56 is formed at an upper surface of thecontrol gate structure 34 for making electrical contact to the control gate structure. Therefore it should be apparent that there has been provided a method for forming a split gate memory device having aselect gate 22 that is physically separated from thecontrol gate structure 34. It should be noted that the charge storage layer ofnanoclusters 28 that underlies thecontrol gate structure 34 does not have any nanoclusters in the left-most corner region. We have noted that any nanoclusters present in this gap area or corner are difficult to erase with a conventional erase voltage. Nanoclusters in this corner region randomly couple to thecontrol gate structure 34 and thus can cause fluctuations in device performance. The omission or void of nanoclusters in the left corner and immediately up the side of control gate structure leads to more reliable erase operations of the memory device 1. - Illustrated in
FIG. 14 is amemory device 62 formed in accordance with another embodiment. Asemiconductor substrate 64 is provided. In one form thesemiconductor substrate 64 is formed of silicon. In particular anoxide layer 66 for a select gate is formed by deposition. Overlying theoxide layer 66 is alayer 68 of select gate material. In one form the select gate material is polysilicon. Other conductive materials, including metals, may be used. Overlying thelayer 68 is formed anitride layer 70. In one form these layers are formed by deposition. After formation of the layers atrench 72 and atrench 74 are etched by a conventional dry etch. Thetrench 72 is formed to be wider thantrench 74. The lateral dimensions of aselect gate 69 to be identified below inFIG. 24 are thereby defined by the placement of thetrenches trenches nitride layer 70, thelayer 68 and theoxide layer 66 to expose portions of thesemiconductor substrate 64. - Illustrated in
FIG. 15 is further processing ofmemory device 62 wherein atunnel oxide 76 is thermally grown on exposed surfaces oflayer 68 andoxide layer 66 withintrench 72. Similarly, atunnel oxide 78 is thermally grown on exposed surfaces oflayer 68 andoxide layer 66 withintrench 74. Thetunnel oxide 76 andtunnel oxide 78 is selective and does not form onnitride layer 70. - Illustrated in
FIG. 16 is further processing ofmemory device 62 wherein asacrificial spacer 80 is formed on the vertical sidewalls of thetunnel oxide 76 withintrench 72. Similarly, asacrificial spacer 82 is formed on the vertical sidewalls of thetunnel oxide 78. In one form thesacrificial spacers sacrificial spacers - Illustrated in
FIG. 17 is further processing ofmemory device 62 wherein a layer ofnanoclusters 84 is conformally deposited. Thenanoclusters 84 are in one form silicon nanoclusters although other materials may be used. The deposition ofnanoclusters 84 covers all exposed horizontal and vertical surfaces. - Illustrated in
FIG. 18 is further processing ofmemory device 62 wherein thenanoclusters 84 are removed in all regions of thememory device 62 except on the bottom surface of each oftrench 72 andtrench 74 and any exposed area oftunnel oxides sacrificial spacers tunnel oxide 76 andtunnel oxide 78. This removal step is performed by a conventional hot phosphorous etch. Assacrificial spacers nanoclusters 84 attached to those sidewall spacers are also removed frommemory device 62. This hot phosphorous etch will also remove the nanoclusters that are on the surface of thenitride layer 70 and also result in some etching ofnitride layer 70. Therefore, the resulting structure has nanoclusters 84 only on the bottom trench surface oftrenches tunnel oxides tunnel oxide 76 andtunnel oxide 78. - Illustrated in
FIG. 19 is further processing ofmemory device 62 wherein aconformal oxide layer 88 is formed by deposition. Theconformal oxide layer 88 covers all exposed surfaces ofmemory device 62 including the remainingnanoclusters 84. Anoverlying layer 90 of control gate material is deposited overlying theconformal oxide layer 88. The control gate material in one form is polysilicon. In other forms the control gate material may be a metal or any of various semiconductor materials. - Illustrated in
FIG. 20 is further processing ofmemory device 62. A chemical mechanical polish (CMP) polish step is performed to remove an upper portion of thelayer 90 of control gate material and an upper portion of theoxide layer 88. The CMP polishing uses the nitride innitride layer 70 as a polish stop to determine when the polishing should stop. As illustrated, the resulting structure ofmemory device 62 has a planar top surface and thelayer 90 of control gate material has been separated to form asacrificial control gate 92 and acontrol gate 94. - Illustrated in
FIG. 21 is further processing ofmemory device 62. Anoxide layer 96 is formed on and within the control gate material ofsacrificial control gate 92. Anoxide layer 98 is formed on and within the control gate material ofcontrol gate 94. The oxide layers 96 and 98 are formed by growing the oxide from the control gate material. In another form the oxide layers 96 and 98 are formed by conventional deposition. - Illustrated in
FIG. 22 is further processing ofmemory device 62. Amask 100 is placed overmemory device 62 to completely cover thesacrificial control gate 92 and to cover approximately one-half of thecontrol gate 94 that is closest to thesacrificial control gate 92. In one form the mask is provided by using a photoresist mask. Other types of masking materials may however be used. With themask 100 in place a wet etch is performed to remove the exposed portion ofnitride layer 70 and the subsequently exposed portion oflayer 68 of select gate material which is typically polysilicon. This etch exposes a right-most portion of the selectgate oxide layer 66. - Illustrated in
FIG. 23 is further processing ofmemory device 62 wherein themask 100 has been removed and replaced with amask 104 which is for example photoresist.Mask 104 leaves thesacrificial control gate 92 exposed and now masks thecontrol gate 94 and portions ofmemory device 62 to the left of the opening. An etch is performed which selectively etchesoxide layer 96 and does not etch thesacrificial control gate 92. The etch chemistry is then changed to etch the exposedsacrificial control gate 92 without removing the adjoiningoxide layer 88. Conventional etch chemistries may be implemented in succession to selectively removeoxide layer 96 andsacrificial control gate 92. - Illustrated in
FIG. 24 is further processing ofmemory device 62 wherein themask 104 has been removed. A wet etch is performed that removesoxide layer 98, remaining portions ofnitride layer 70, remaining portions ofoxide layer 88 and exposednanoclusters 84 within the sacrificial control gate region. The resulting structure is subjected to an ion implant and dopants are driven into the semiconductor substrate to form lightly dopeddrain regions - Illustrated in
FIG. 25 is final processing ofmemory device 62 wherein nitride sidewall spacers are formed. Aspacer 110 is formed and aspacer 112 is formed. Additionally aspacer 114 is formed. All of these spacers are nitride spacers and are formed on exposed surfaces of polysilicon. The nitride spacer formation process is conventional and will not be detailed herein. Withspacers source 116 and adrain 118 from the previously formed lightly dopeddrain regions layer 68 has electrical contact thereto formed by the formation of anoverlying silicide region 122.Control gate 94 has electrical contact thereto formed by the formation of anoverlying silicide region 124. Thesource 116 has electrical contact thereto formed by the formation of anoverlying silicide region 126. Thedrain 118 has electrical contact thereto formed by the formation of anoverlying silicide region 128. - It should be appreciated that
memory device 62 is a split gate memory having aselect gate 69 and acontrol gate 94. The charge storage region provided bynanoclusters 84 does not have any nanoclusters located in the left-most region of the lower section ofoxide layer 88. The absence of nanoclusters in this area avoids the previously discussed partial erase memory condition which can become a problem in conventional split gate memories. While a few nanoclusters may exist in the upper area ofoxide layer 88, such nanoclusters are sufficiently removed from the device's channel region as to have no effect on the integrity of an erase operation. The channel of memory device is located in the upper portion of semiconductor substrate between thesource 116 and thedrain 118. - Illustrated in
FIG. 26 is amemory device 130 formed in accordance with another embodiment described herein. Asemiconductor substrate 132 is provided. An overlyinggate oxide layer 134 is provided. Overlying thegate oxide layer 134 is alayer 136 of select gate material. Overlying thelayer 136 is adielectric layer 138. Thedielectric layer 138 is either a nitride or an oxide. Overlying thedielectric layer 138 is anitride layer 140 which functions as a protective cap and is an antireflective coating. A portion of these layers is removed above thesemiconductor substrate 132 to form anarea 142 that will define the location of the control gate to be subsequently formed. - Illustrated in
FIG. 27 ismemory device 130 in whichtunnel oxide 144 is grown from the exposedlayer 136 of select gate material and thesemiconductor substrate 132. Asacrificial sidewall spacer 146 is formed adjacent the exposed vertical side of thetunnel oxide 144. At this point in the processing a layer ofnanoclusters 148 is formed overlying all of the exposed surfaces ofmemory device 130. In one form silicon nanoclusters are deposited. - Illustrated in
FIG. 28 is further processing ofmemory device 130 in which thesacrificial sidewall spacer 146 is removed which removes all adjoining nanoclusters that are in contact with thespacer 146. Additionally, thenitride layer 140 is removed which further removes all of the nanoclusters that were attached to thenitride layer 140. Thenitride layer 140 is removed by a wet etch. The resulting structure at this point in the processing has nanoclusters only along the horizontal surfaces oftunnel oxide 144 and along the previously exposed side of thedielectric layer 138. - Illustrated in
FIG. 29 is further processing ofmemory device 130 in which a conformal layer ofoxide 150 is deposited around thenanoclusters 148. Overlying the layer ofoxide 150 is alayer 152 of control gate material. In one form the control gate material is polysilicon, but metal or other semiconductor materials may be used. Overlying thelayer 152 is aconformal nitride layer 154 that functions as an antireflective coating. - Illustrated in
FIG. 30 is further processing ofmemory device 130 in which a mask (not shown) is used to etch away a portion of thenitride layer 154 and thelayer 152. A conventional dry etch is used to remove these layers. - Illustrated in
FIG. 31 is further processing ofmemory device 130 in which another mask (not shown) is used to further etch thenitride layer 154 and exposed portions of the layer ofoxide 150, thedielectric layer 138, thelayer 136 of select gate material and thegate oxide 134. A conventional wet etch is used to remove oxide material. Anarea 160 is the area which is masked off. As a result, theprevious layer 136 of select gate material becomes aselect gate 158. Theprevious layer 152 of control gate material becomes acontrol gate 156. It should be noted that the gate structure of a split gate transistor which functions as a memory cell has now been formed. As with the previous embodiments, it should be noted that the storage layer ofnanoclusters 148 does not contain nanoclusters adjacent or in the bottom left corner of the storage layer. As a result, residual charge is not contained in this area after an erase operation and reliable erases may be implemented. - Illustrated in
FIG. 32 is completed processing of thememory device 130.Source region 162 and drainregion 164 are formed by forming lightly doped drains with an ion implant.Conventional sidewall spacers source region 162 and drainregion 164 are then formed.Silicide regions - Although the invention is described herein with reference to specific embodiments, various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. For example, various forms of nanoclusters may be used in which some are crystalline and some non-crystalline. Additionally, the nanoclusters may assume various shapes and sizes. The spherical shapes represented herein are done so solely for convenience of illustration. Various semiconductor processing technologies may implement the split gate memory cell described herein such as bipolar and GaAs devices in addition to MOS devices. The teachings provided herein are applicable for any range of processing geometries. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present invention. Any benefits, advantages, or solutions to problems that are described herein with regard to specific embodiments are not intended to be construed as a critical, required, or essential feature or element of any or all the claims.
- In one form there is herein provided a method of forming a split gate memory device. A layer of select gate material is formed over a substrate. The layer of select gate material is patterned to form a first sidewall. A sacrificial spacer is formed adjacent to the first sidewall. A layer of nanoclusters is formed over the substrate including on the sacrificial spacer. The sacrificial spacer is removed after the forming the layer of nanoclusters, wherein the removing removes nanoclusters of the layer of nanoclusters formed on the sacrificial spacer and leaves other nanoclusters of the layer of nanoclusters. A layer of control gate material is formed over the substrate after the removing the sacrificial spacer. A control gate of a split gate memory device is formed from the layer of control gate material, wherein the control gate is located over nanoclusters of the layer of nanoclusters. In one form a layer of dielectric material is formed over the layer of nanoclusters after the removing and prior to the forming the layer of control gate material. In another form a layer of dielectric material is formed on the first sidewall prior to the forming the sacrificial spacer. In another form the forming of a layer of dielectric material on the first sidewall includes growing an oxide layer on the first sidewall by oxidizing material of the first sidewall. In yet another form the forming of the layer of dielectric material includes forming a layer of dielectric material over the substrate in a first area adjacent to the first sidewall and where the layer of select gate material has been removed. The sacrificial spacer is formed in the first area on the layer of dielectric material. The forming the layer of nanoclusters includes forming nanoclusters on the layer of dielectric material in a second area of the first area adjacent to the sacrificial spacer. The removing leaves nanoclusters of the layer of nanoclusters in the second area. In another form the split gate memory storage device includes a charge storage structure including nanoclusters of the layer of nanoclusters in the second area. In yet another form the forming the sacrificial spacer includes forming a layer of spacer material on the layer of dielectric material. In another form the removing includes etching the sacrificial spacer with an etch chemistry that is selective to a material of the sacrificial spacer and does not etch a material of the dielectric layer.
- In another form the forming of a sacrificial spacer includes forming a sacrificial spacer that includes a nitride. In another embodiment the forming of a sacrificial spacer includes forming a sacrificial spacer that includes titanium nitride. In another form the forming of a sacrificial spacer includes forming a sacrificial spacer that includes silicon nitride. In yet another form forming the sacrificial spacer includes forming a sacrificial spacer that includes silicon germanium. In another form nanoclusters formed on the sacrificial spacer are absorbed into the sacrificial spacer prior to the removing. In another form forming the sacrificial spacer includes forming a sacrificial spacer that includes amorphous carbon. In one form the nanoclusters include silicon. In another form the patterning the layer of select gate material forms a second sidewall. The second sidewall is an opposite sidewall to the first sidewall. The first sidewall defines a first sidewall of a select gate of the split gate memory device and the second sidewall defines a second sidewall of the select gate. In another form the control gate includes a base portion, wherein no nanoclusters of the layer of nanoclusters are located between the base portion and the first sidewall.
- In another form there is herein provided a method of forming a split gate memory device by forming a first layer of dielectric material over a substrate. A layer of select gate material is formed over the first layer of dielectric material. A select gate of a split gate memory device is formed from the layer of select gate material wherein the forming a select gate includes patterning the layer of select gate material to form a first sidewall. The patterning removes the layer of select gate material in a first area adjacent to the first sidewall. A second dielectric layer is formed on the first sidewall, and a sacrificial spacer is formed on the second dielectric layer. A layer of nanoclusters is formed over the substrate including on the sacrificial spacer. The sacrificial spacer is removed with an etch chemistry that is selective to a material of the sacrificial spacer and does not etch a material of the second dielectric layer, wherein the removing removes nanoclusters of the layer of nanoclusters formed on the sacrificial spacer and leaves nanoclusters of the layer of nanoclusters formed in a second area of the first area outside a location of the sacrificial spacer. A charge storage structure of the split gate memory device includes nanoclusters of the layer of nanoclusters in the second area. A layer of control gate material is formed over the substrate after the removing including over the nanoclusters of the layer of nanoclusters in the second area. A control gate of the memory device is formed from the layer of control gate material.
- In another form there is provided a method of making a semiconductor device by patterning a wafer to form a first sidewall and a lower surface in a first area adjacent to the first sidewall. A first dielectric layer is formed on the first sidewall and over the lower surface. A sacrificial spacer on the first dielectric layer is formed adjacent to the first sidewall in the first area. A layer of nanoclusters is formed on the wafer including on the sacrificial spacer and over a second area of the first area located adjacent to the sacrificial spacer. The sacrificial spacer is removed using an etch chemistry that is selective to a material of the sacrificial spacer and does not etch a material of the first dielectric layer, wherein the removing removes nanoclusters of the layer of nanoclusters formed on the sacrificial spacer and leaves nanoclusters of the layer of nanoclusters formed in the second area. In yet another form the forming of the first dielectric layer includes oxidizing material of the first sidewall and material of the lower surface.
- The terms “a” or “an,” as used herein, are defined as one or more than one. Also, the use of introductory phrases such as “at least one” and “one or more” in the claims should not be construed to imply that the introduction of another claim element by the indefinite articles “a” or “an” limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes the introductory phrases “one or more” or “at least one” and indefinite articles such as “a” or “an.” The same holds true for the use of definite articles.
- Unless stated otherwise, terms such as “first” and “second” are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/676,403 US7416945B1 (en) | 2007-02-19 | 2007-02-19 | Method for forming a split gate memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/676,403 US7416945B1 (en) | 2007-02-19 | 2007-02-19 | Method for forming a split gate memory device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080199996A1 true US20080199996A1 (en) | 2008-08-21 |
US7416945B1 US7416945B1 (en) | 2008-08-26 |
Family
ID=39707036
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/676,403 Expired - Fee Related US7416945B1 (en) | 2007-02-19 | 2007-02-19 | Method for forming a split gate memory device |
Country Status (1)
Country | Link |
---|---|
US (1) | US7416945B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2014093612A1 (en) * | 2012-12-14 | 2014-06-19 | Spansion Llc | Charge trapping device with improved select gate to memory gate isolation |
US20140175659A1 (en) * | 2012-12-26 | 2014-06-26 | SK Hynix Inc. | Semiconductor device including air gaps and method of fabricating the same |
US8853027B2 (en) * | 2012-10-01 | 2014-10-07 | Freescale Semiconductor, Inc. | Split gate flash cell |
CN104183506A (en) * | 2013-05-21 | 2014-12-03 | 飞思卡尔半导体公司 | Semiconductor structure with sacrificial anode and forming method thereof |
US10068912B1 (en) * | 2017-06-05 | 2018-09-04 | Cypress Semiconductor Corporation | Method of reducing charge loss in non-volatile memories |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7871886B2 (en) * | 2008-12-19 | 2011-01-18 | Freescale Semiconductor, Inc. | Nanocrystal memory with differential energy bands and method of formation |
US7799634B2 (en) * | 2008-12-19 | 2010-09-21 | Freescale Semiconductor, Inc. | Method of forming nanocrystals |
US8470670B2 (en) * | 2009-09-23 | 2013-06-25 | Infineon Technologies Ag | Method for making semiconductor device |
US8530310B2 (en) * | 2009-12-31 | 2013-09-10 | Globalfoundries Singapore Pte. Ltd. | Memory cell with improved retention |
US8372699B2 (en) * | 2010-02-22 | 2013-02-12 | Freescale Semiconductor, Inc. | Method for forming a split-gate memory cell |
US8536039B2 (en) * | 2010-03-25 | 2013-09-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Nano-crystal gate structure for non-volatile memory |
US9165652B2 (en) * | 2012-08-20 | 2015-10-20 | Freescale Semiconductor, Inc. | Split-gate memory cells having select-gate sidewall metal silicide regions and related manufacturing methods |
US9331182B2 (en) * | 2012-11-07 | 2016-05-03 | Institute of Microelectronics, Chinese Academy of Sciences | Semiconductor devices with a gate conductor formed as a spacer, and methods for manufacturing the same |
US20140357072A1 (en) * | 2013-05-31 | 2014-12-04 | Jinmiao J. Shen | Methods and structures for split gate memory |
US8962416B1 (en) * | 2013-07-30 | 2015-02-24 | Freescale Semiconductor, Inc. | Split gate non-volatile memory cell |
US9064821B2 (en) | 2013-08-23 | 2015-06-23 | Taiwan Semiconductor Manufacturing Co. Ltd. | Silicon dot formation by self-assembly method and selective silicon growth for flash memory |
US9281203B2 (en) | 2013-08-23 | 2016-03-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Silicon dot formation by direct self-assembly method for flash memory |
US9257636B2 (en) | 2013-09-11 | 2016-02-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Perpendicular magnetic random-access memory (MRAM) formation by direct self-assembly method |
US9559294B2 (en) | 2015-01-29 | 2017-01-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Self-aligned magnetoresistive random-access memory (MRAM) structure for process damage minimization |
US10008662B2 (en) | 2015-03-12 | 2018-06-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Perpendicular magnetic tunneling junction (MTJ) for improved magnetoresistive random-access memory (MRAM) process |
US9876021B2 (en) * | 2015-12-14 | 2018-01-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Embedded HKMG non-volatile memory |
US10903326B2 (en) | 2019-01-13 | 2021-01-26 | United Microelectronics Corp. | Semiconductor device and method for fabricating the same |
TWI691019B (en) * | 2019-03-19 | 2020-04-11 | 華邦電子股份有限公司 | Flash memory device and method for manufacturing the same |
CN113299657B (en) | 2020-02-21 | 2023-08-15 | 联华电子股份有限公司 | Non-volatile memory assembly and method of manufacturing the same |
Citations (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4173766A (en) * | 1977-09-16 | 1979-11-06 | Fairchild Camera And Instrument Corporation | Insulated gate field-effect transistor read-only memory cell |
US5408115A (en) * | 1994-04-04 | 1995-04-18 | Motorola Inc. | Self-aligned, split-gate EEPROM device |
US5585293A (en) * | 1994-06-03 | 1996-12-17 | Motorola Inc. | Fabrication process for a 1-transistor EEPROM memory device capable of low-voltage operation |
US5705415A (en) * | 1994-10-04 | 1998-01-06 | Motorola, Inc. | Process for forming an electrically programmable read-only memory cell |
US5824584A (en) * | 1997-06-16 | 1998-10-20 | Motorola, Inc. | Method of making and accessing split gate memory device |
US5969383A (en) * | 1997-06-16 | 1999-10-19 | Motorola, Inc. | Split-gate memory device and method for accessing the same |
US6307782B1 (en) * | 2000-04-03 | 2001-10-23 | Motorola, Inc. | Process for operating a semiconductor device |
US6330184B1 (en) * | 2000-02-01 | 2001-12-11 | Motorola, Inc. | Method of operating a semiconductor device |
US6399441B1 (en) * | 1999-08-05 | 2002-06-04 | Halo Lsi Device & Design Technology, Inc. | Nonvolatile memory cell, method of programming the same and nonvolatile memory array |
US20020151136A1 (en) * | 1998-03-05 | 2002-10-17 | Taiwan Semiconductor Manufacturing Company | Method of manufacture of vertical split gate flash memory device and device manufactured thereby |
US20030062585A1 (en) * | 2001-10-01 | 2003-04-03 | International Rectifier Corp. | Process for counter doping N-type silicon in Schottky device with Ti silicide barrier |
US20030068864A1 (en) * | 2001-10-10 | 2003-04-10 | Park Il-Yong | Method for fabricating power semiconductor device having trench gate structure |
US20030223299A1 (en) * | 2002-05-31 | 2003-12-04 | Wen-Ying Wen | Method of forming twin-spacer gate FLASH device and the structure of the same |
US20040000688A1 (en) * | 2001-05-18 | 2004-01-01 | Sandisk Corporation | Non-volatile memory cells utilizing substrate trenches |
US6674120B2 (en) * | 2000-05-02 | 2004-01-06 | Sony Corporation | Nonvolatile semiconductor memory device and method of operation thereof |
US6706599B1 (en) * | 2003-03-20 | 2004-03-16 | Motorola, Inc. | Multi-bit non-volatile memory device and method therefor |
US6713812B1 (en) * | 2002-10-09 | 2004-03-30 | Motorola, Inc. | Non-volatile memory device having an anti-punch through (APT) region |
US6751125B2 (en) * | 2002-11-04 | 2004-06-15 | Freescale Semiconductor, Inc. | Gate voltage reduction in a memory read |
US20040121540A1 (en) * | 2002-12-17 | 2004-06-24 | Chi-Hui Lin | Stacked gate flash memory device and method of fabricating the same |
US6768681B2 (en) * | 2001-04-25 | 2004-07-27 | Samsung Electronics Co., Ltd. | Non-volatile memory device |
US20040183122A1 (en) * | 2003-01-31 | 2004-09-23 | Renesas Technology Corp. | Nonvolatile semiconductor memory device |
US6800526B2 (en) * | 2001-04-03 | 2004-10-05 | Nanya Technology Corporation | Method for manufacturing a self-aligned split-gate flash memory cell |
US6816414B1 (en) * | 2003-07-31 | 2004-11-09 | Freescale Semiconductor, Inc. | Nonvolatile memory and method of making same |
US6818512B1 (en) * | 2002-01-04 | 2004-11-16 | Taiwan Semiconductor Manufacturing Company | Split-gate flash with source/drain multi-sharing |
US20040238878A1 (en) * | 2003-05-30 | 2004-12-02 | Renesas Technology Corp. | Manufacturing method of a semiconductor integrated circuit device |
US20040248371A1 (en) * | 2003-06-06 | 2004-12-09 | Chih-Hsin Wang | Floating-gate memory cell having trench structure with ballastic-charge injector and array of memory cells |
US20050037576A1 (en) * | 2003-08-14 | 2005-02-17 | Bomy Chen | Method of manufacturing an array of bi-directional nonvolatile memory cells |
US6887758B2 (en) * | 2002-10-09 | 2005-05-03 | Freescale Semiconductor, Inc. | Non-volatile memory device and method for forming |
US6894339B2 (en) * | 2003-01-02 | 2005-05-17 | Actrans System Inc. | Flash memory with trench select gate and fabrication process |
US6911691B2 (en) * | 2001-06-01 | 2005-06-28 | Sony Corporation | Nonvolatile semiconductor memory device |
US20050176202A1 (en) * | 2004-02-10 | 2005-08-11 | Renesas Technology Corp. | Nonvolatile semiconductor memory and making method thereof |
US20050191808A1 (en) * | 2004-02-26 | 2005-09-01 | Steimle Robert F. | Method for removing nanoclusters from selected regions |
US6960527B2 (en) * | 2002-09-11 | 2005-11-01 | Samsung Electronics Co., Ltd. | Method for fabricating non-volatile memory device having sidewall gate structure and SONOS cell structure |
US20050259475A1 (en) * | 2004-05-18 | 2005-11-24 | Micron Technology, Inc. | Ballistic injection nrom flash memory |
US6972997B2 (en) * | 2002-12-26 | 2005-12-06 | Renesas Technology Corp. | Nonvolatile semiconductor memory device |
US20050280094A1 (en) * | 2003-11-17 | 2005-12-22 | Micron Technology, Inc. | NROM flash memory devices on ultrathin silicon |
US7015537B2 (en) * | 2004-04-12 | 2006-03-21 | Silicon Storage Technology, Inc. | Isolation-less, contact-less array of nonvolatile memory cells each having a floating gate for storage of charges, and methods of manufacturing, and operating therefor |
US20060152978A1 (en) * | 2003-12-16 | 2006-07-13 | Micron Technology, Inc. | Multi-state NROM device |
US7112480B2 (en) * | 2004-08-02 | 2006-09-26 | Texas Instruments Incorporated | Method and structure for a low voltage CMOS integrated circuit incorporating higher-voltage devices |
US20070218633A1 (en) * | 2006-03-15 | 2007-09-20 | Prinz Erwin J | Silicided nonvolatile memory and method of making same |
-
2007
- 2007-02-19 US US11/676,403 patent/US7416945B1/en not_active Expired - Fee Related
Patent Citations (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4173766A (en) * | 1977-09-16 | 1979-11-06 | Fairchild Camera And Instrument Corporation | Insulated gate field-effect transistor read-only memory cell |
US5408115A (en) * | 1994-04-04 | 1995-04-18 | Motorola Inc. | Self-aligned, split-gate EEPROM device |
US5585293A (en) * | 1994-06-03 | 1996-12-17 | Motorola Inc. | Fabrication process for a 1-transistor EEPROM memory device capable of low-voltage operation |
US5705415A (en) * | 1994-10-04 | 1998-01-06 | Motorola, Inc. | Process for forming an electrically programmable read-only memory cell |
US5824584A (en) * | 1997-06-16 | 1998-10-20 | Motorola, Inc. | Method of making and accessing split gate memory device |
US5969383A (en) * | 1997-06-16 | 1999-10-19 | Motorola, Inc. | Split-gate memory device and method for accessing the same |
US6583466B2 (en) * | 1998-03-05 | 2003-06-24 | Taiwan Semiconductor Manufacturing Company | Vertical split gate flash memory device in an orthogonal array of rows and columns with devices in columns having shared source regions |
US20020151136A1 (en) * | 1998-03-05 | 2002-10-17 | Taiwan Semiconductor Manufacturing Company | Method of manufacture of vertical split gate flash memory device and device manufactured thereby |
US6399441B1 (en) * | 1999-08-05 | 2002-06-04 | Halo Lsi Device & Design Technology, Inc. | Nonvolatile memory cell, method of programming the same and nonvolatile memory array |
US6330184B1 (en) * | 2000-02-01 | 2001-12-11 | Motorola, Inc. | Method of operating a semiconductor device |
US6307782B1 (en) * | 2000-04-03 | 2001-10-23 | Motorola, Inc. | Process for operating a semiconductor device |
US6674120B2 (en) * | 2000-05-02 | 2004-01-06 | Sony Corporation | Nonvolatile semiconductor memory device and method of operation thereof |
US6800526B2 (en) * | 2001-04-03 | 2004-10-05 | Nanya Technology Corporation | Method for manufacturing a self-aligned split-gate flash memory cell |
US6768681B2 (en) * | 2001-04-25 | 2004-07-27 | Samsung Electronics Co., Ltd. | Non-volatile memory device |
US20040000688A1 (en) * | 2001-05-18 | 2004-01-01 | Sandisk Corporation | Non-volatile memory cells utilizing substrate trenches |
US6911691B2 (en) * | 2001-06-01 | 2005-06-28 | Sony Corporation | Nonvolatile semiconductor memory device |
US20030062585A1 (en) * | 2001-10-01 | 2003-04-03 | International Rectifier Corp. | Process for counter doping N-type silicon in Schottky device with Ti silicide barrier |
US20030068864A1 (en) * | 2001-10-10 | 2003-04-10 | Park Il-Yong | Method for fabricating power semiconductor device having trench gate structure |
US6818512B1 (en) * | 2002-01-04 | 2004-11-16 | Taiwan Semiconductor Manufacturing Company | Split-gate flash with source/drain multi-sharing |
US20030223299A1 (en) * | 2002-05-31 | 2003-12-04 | Wen-Ying Wen | Method of forming twin-spacer gate FLASH device and the structure of the same |
US6960527B2 (en) * | 2002-09-11 | 2005-11-01 | Samsung Electronics Co., Ltd. | Method for fabricating non-volatile memory device having sidewall gate structure and SONOS cell structure |
US6713812B1 (en) * | 2002-10-09 | 2004-03-30 | Motorola, Inc. | Non-volatile memory device having an anti-punch through (APT) region |
US6887758B2 (en) * | 2002-10-09 | 2005-05-03 | Freescale Semiconductor, Inc. | Non-volatile memory device and method for forming |
US6751125B2 (en) * | 2002-11-04 | 2004-06-15 | Freescale Semiconductor, Inc. | Gate voltage reduction in a memory read |
US20040121540A1 (en) * | 2002-12-17 | 2004-06-24 | Chi-Hui Lin | Stacked gate flash memory device and method of fabricating the same |
US6972997B2 (en) * | 2002-12-26 | 2005-12-06 | Renesas Technology Corp. | Nonvolatile semiconductor memory device |
US6894339B2 (en) * | 2003-01-02 | 2005-05-17 | Actrans System Inc. | Flash memory with trench select gate and fabrication process |
US20040183122A1 (en) * | 2003-01-31 | 2004-09-23 | Renesas Technology Corp. | Nonvolatile semiconductor memory device |
US6706599B1 (en) * | 2003-03-20 | 2004-03-16 | Motorola, Inc. | Multi-bit non-volatile memory device and method therefor |
US20040238878A1 (en) * | 2003-05-30 | 2004-12-02 | Renesas Technology Corp. | Manufacturing method of a semiconductor integrated circuit device |
US20040248371A1 (en) * | 2003-06-06 | 2004-12-09 | Chih-Hsin Wang | Floating-gate memory cell having trench structure with ballastic-charge injector and array of memory cells |
US6816414B1 (en) * | 2003-07-31 | 2004-11-09 | Freescale Semiconductor, Inc. | Nonvolatile memory and method of making same |
US20050037576A1 (en) * | 2003-08-14 | 2005-02-17 | Bomy Chen | Method of manufacturing an array of bi-directional nonvolatile memory cells |
US20050280094A1 (en) * | 2003-11-17 | 2005-12-22 | Micron Technology, Inc. | NROM flash memory devices on ultrathin silicon |
US20050280089A1 (en) * | 2003-11-17 | 2005-12-22 | Micron Technology, Inc. | NROM flash memory devices on ultrathin silicon |
US20060152978A1 (en) * | 2003-12-16 | 2006-07-13 | Micron Technology, Inc. | Multi-state NROM device |
US20060166443A1 (en) * | 2003-12-16 | 2006-07-27 | Micron Technology, Inc. | Multi-state NROM device |
US20050176202A1 (en) * | 2004-02-10 | 2005-08-11 | Renesas Technology Corp. | Nonvolatile semiconductor memory and making method thereof |
US20050191808A1 (en) * | 2004-02-26 | 2005-09-01 | Steimle Robert F. | Method for removing nanoclusters from selected regions |
US6964902B2 (en) * | 2004-02-26 | 2005-11-15 | Freescale Semiconductor, Inc. | Method for removing nanoclusters from selected regions |
US7015537B2 (en) * | 2004-04-12 | 2006-03-21 | Silicon Storage Technology, Inc. | Isolation-less, contact-less array of nonvolatile memory cells each having a floating gate for storage of charges, and methods of manufacturing, and operating therefor |
US20050259475A1 (en) * | 2004-05-18 | 2005-11-24 | Micron Technology, Inc. | Ballistic injection nrom flash memory |
US7112480B2 (en) * | 2004-08-02 | 2006-09-26 | Texas Instruments Incorporated | Method and structure for a low voltage CMOS integrated circuit incorporating higher-voltage devices |
US20070218633A1 (en) * | 2006-03-15 | 2007-09-20 | Prinz Erwin J | Silicided nonvolatile memory and method of making same |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8853027B2 (en) * | 2012-10-01 | 2014-10-07 | Freescale Semiconductor, Inc. | Split gate flash cell |
WO2014093612A1 (en) * | 2012-12-14 | 2014-06-19 | Spansion Llc | Charge trapping device with improved select gate to memory gate isolation |
US20140175659A1 (en) * | 2012-12-26 | 2014-06-26 | SK Hynix Inc. | Semiconductor device including air gaps and method of fabricating the same |
US9293362B2 (en) * | 2012-12-26 | 2016-03-22 | SK Hynix Inc. | Semiconductor device including air gaps and method of fabricating the same |
CN104183506A (en) * | 2013-05-21 | 2014-12-03 | 飞思卡尔半导体公司 | Semiconductor structure with sacrificial anode and forming method thereof |
US10199339B2 (en) | 2013-05-21 | 2019-02-05 | Nxp Usa, Inc. | Semiconductor structure with sacrificial anode and method for forming |
US10068912B1 (en) * | 2017-06-05 | 2018-09-04 | Cypress Semiconductor Corporation | Method of reducing charge loss in non-volatile memories |
US10957703B2 (en) | 2017-06-05 | 2021-03-23 | Cypress Semiconductor Corporation | Method of reducing charge loss in non-volatile memories |
TWI734894B (en) * | 2017-06-05 | 2021-08-01 | 美商賽普拉斯半導體公司 | Method of reducing charge loss in non-volatile memories |
Also Published As
Publication number | Publication date |
---|---|
US7416945B1 (en) | 2008-08-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7416945B1 (en) | Method for forming a split gate memory device | |
KR101643014B1 (en) | Method of making a split gate memory cell | |
US8835295B2 (en) | Split gate memory device with gap spacer | |
US7838363B2 (en) | Method of forming a split gate non-volatile memory cell | |
JP4746835B2 (en) | Nonvolatile semiconductor memory device | |
US8470670B2 (en) | Method for making semiconductor device | |
CN107305892B (en) | Method of forming tri-gate non-volatile flash memory cell pairs using two polysilicon deposition steps | |
US7557008B2 (en) | Method of making a non-volatile memory device | |
WO2007122567A1 (en) | Non-volatile memory device | |
JP2008251826A (en) | Method for manufacturing semiconductor device | |
TW201735260A (en) | Semiconductor device and manufacturing method thereof | |
JP2008504679A (en) | Method of forming a nanocluster charge storage device | |
US7659179B2 (en) | Method of forming transistor using step STI profile in memory device | |
CN109378314B (en) | Method for manufacturing flash memory device | |
KR20060035551A (en) | Nonvolatile memory device and method of fabricating the same | |
US7391081B2 (en) | Method for simultaneous fabrication of a nanocrystal and non-nanocrystal device | |
US10153349B2 (en) | Methods and structures for a split gate memory cell structure | |
US9418864B2 (en) | Method of forming a non volatile memory device using wet etching | |
US7186616B2 (en) | Method of removing nanoclusters in a semiconductor device | |
CN110164767B (en) | Semiconductor device and method of forming the same | |
US6596588B2 (en) | Method of fabricating a flash memory cell | |
US7528047B2 (en) | Self-aligned split gate memory cell and method of forming | |
JP2011040782A (en) | Method of manufacturing semiconductor device | |
US8030165B2 (en) | Poly gate etch method and device for sonos-based flash memory | |
US7785965B2 (en) | Dual storage node memory devices and methods for fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MURALIDHAR, RAMACHANDRAN;RAO, RAJESH A.;HERRICK, MATTHEW T.;AND OTHERS;REEL/FRAME:018903/0158;SIGNING DATES FROM 20070208 TO 20070216 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:019847/0804 Effective date: 20070620 Owner name: CITIBANK, N.A.,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:019847/0804 Effective date: 20070620 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: CITIBANK, N.A., NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:021936/0772 Effective date: 20081107 Owner name: CITIBANK, N.A.,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:021936/0772 Effective date: 20081107 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424 Effective date: 20130521 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266 Effective date: 20131101 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0757 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0640 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NORTH STAR INNOVATIONS INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:037694/0264 Effective date: 20151002 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536 Effective date: 20151207 |
|
AS | Assignment |
Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001 Effective date: 20190217 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20200826 |