US20080135933A1 - Reduced electric field dmos using self-aligned trench isolation - Google Patents

Reduced electric field dmos using self-aligned trench isolation Download PDF

Info

Publication number
US20080135933A1
US20080135933A1 US12/018,744 US1874408A US2008135933A1 US 20080135933 A1 US20080135933 A1 US 20080135933A1 US 1874408 A US1874408 A US 1874408A US 2008135933 A1 US2008135933 A1 US 2008135933A1
Authority
US
United States
Prior art keywords
gate
trench isolation
layer
electronic device
polysilicon layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/018,744
Inventor
Gayle W. Miller
Volker Dudek
Michael Graf
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Atmel Corp
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Priority to US12/018,744 priority Critical patent/US20080135933A1/en
Publication of US20080135933A1 publication Critical patent/US20080135933A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
    • H01L29/7824—Lateral DMOS transistors, i.e. LDMOS transistors with a substrate comprising an insulating layer, e.g. SOI-LDMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66659—Lateral single gate silicon transistors with asymmetry in the channel direction, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66681—Lateral DMOS transistors, i.e. LDMOS transistors
    • H01L29/66689—Lateral DMOS transistors, i.e. LDMOS transistors with a step of forming an insulating sidewall spacer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0856—Source regions
    • H01L29/086—Impurity concentration or distribution
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform

Definitions

  • the invention relates to electronic semiconductor devices and methods of fabrication, and, more particularly, to semiconductor devices and fabrication methods thereof for reducing electric fields and other deleterious effects by using self-aligned trench isolation techniques.
  • Planar transistors such as metal oxide semiconductor (MOS) transistors are particularly suited to use in high density integrated circuits.
  • MOS transistors and other active devices decreases, dimensions of the source/drain/gate electrodes, and the channel region of each device, must decrease commensurately.
  • source and drain electrodes are typically heavily doped to reduce a parasitic resistance of the device. While doping improves conductance, it concurrently increases parasitic capacitance, and lowers breakdown voltages.
  • Many prior art devices interpose lightly doped drain (LDD) regions on either side of the channel region, between the channel region and the source/drain electrodes. LDD regions permit MOS devices to develop adequate breakdown voltages. However, LDD regions also increase the resistance between the source and drain when the transistor is turned on. This increased parasitic resistance degrades the switching speed and current carrying capabilities of the transistor. The necessity of LDD regions also adds process steps to fabrication which negatively affect both cost and reliability.
  • LDD lightly doped drain
  • a MOS transistor suitable to control the gating and amplification of high speed signals must have a low parasitic capacitance, low parasitic resistance, and a breakdown voltage larger than the signals which are carried. These performance parameters represent design trade-offs well known to those skilled in the art of MOS transistor fabrication.
  • MOS transistors have channel regions that are substantially the same size as the overlying gate electrode.
  • the channel region size and shape is a direct result of implanting dopants in the silicon underlying the gate electrode to form source/drain electrodes and LDD regions, after the deposition of the gate electrode.
  • the wide channel region formed in such a process contributes undesirable characteristics to a transistor's performance. It is commonly acknowledged that the drain current is inversely proportional to the length of the channel.
  • DMOS double diffused metal oxide semiconductor
  • MOSFET metal on semiconductor field effect transistor
  • a channel length is determined by the higher rate of diffusion of the P body region dopant (typically boron) compared to the N+ source region dopant (typically arsenic or phosphorus).
  • the channel as defined by the body region overlies a lightly doped drift region.
  • DMOS transistors can have very short channels and typically do not depend on photolithography to determine channel length. Such DMOS transistors have good punch-through control because of the heavily doped P body shield.
  • the lightly doped drift region minimizes the voltage drop across the channel region by maintaining a uniform field to achieve a velocity saturation. The field near the drain region is the same as in the drift region so that avalanche breakdown, multiplication, and oxide charging are lessened as compared to conventional MOSFETs.
  • a trench is used to form a gate structure.
  • These transistors are typically formed on ⁇ 100> oriented silicon substrates (wafers), using an anisotropic etch to form the trench.
  • the trench When etched into ⁇ 100> silicon, the trench has 54.7 degree sidewall slopes.
  • the doping distribution is the same as the DMOS transistor described supra.
  • the two channels are located one on each side of the etched trench.
  • the device has a common drain contact at the bottom portion of the substrate. Since many devices can be connected in parallel, DMOS transistors can handle high current and high power so are suitable for power switching applications as described previously.
  • a cross-sectional view of one prior art MOS device 100 includes a silicon substrate 101 , an nwell 103 , a threshold implant 105 , a gate oxide 107 , a liner oxide 109 , a shallow-trench isolation (STI) oxide 111 , a gate polysilicon region 113 , and a resultant gate wrap-around region 115 .
  • the gate wrap-around region 115 is a result of contemporaneous MOS processing techniques causing a “divot” at a periphery of the STI oxide 111 , as is well-known in the art.
  • the gate wrap-around region 115 has at least the following detrimental affects to MOS device performance: (1) isolation voltages between gate and drift regions of a device are reduced; and (2) the divot produces a high capacitance region between the gate and drift regions, thereby creating a high local-electric field. Therefore, what is needed is an economical method to produce a MOS device while eliminating the deleterious effects of the gate wrap-around region by eliminating the divot during processing.
  • the present invention is, in one embodiment, a semiconductor electronic device fabricated using the method described herein.
  • the semiconductor electronic device is, for example, a reduced-electric field DMOS having a source, a drain, and a gate with a shallow trench isolation feature.
  • the shallow trench isolation feature has a trench-fill dielectric where the trench-fill dielectric maintains an essentially full-field oxide thickness.
  • the full-field oxide thickness is partially formed by having an uppermost sidewall area of the trench-fill dielectric in electrical communication with a polysilicon gate layer, thereby eliminating a gate wraparound area of the prior art.
  • the present invention is also a method of fabricating an electronic device.
  • the method includes, for example, forming a gate oxide on an uppermost side of a silicon-on-insulator substrate; forming a first polysilicon layer over the gate oxide; and forming a first silicon dioxide layer over the first polysilicon layer.
  • a first silicon nitride layer is then formed over the first silicon dioxide layer.
  • the first nitride layer is chosen since a high selectivity ratio etchant can be used in later processing steps to etch the nitride at a different rate from the silicon dioxide layer.
  • a second silicon dioxide layer is then formed over the first nitride. Shallow trenches are etched through all the preceding dielectric layers and into the SOI substrate.
  • the etched trenches are filled with another dielectric layer (e.g., silicon dioxide).
  • the dielectric layer i.e., the trench-fill
  • the dielectric layer is planarized to be substantially coplanar with an uppermost surface of the nitride layer.
  • Each of the preceding dielectric layers are then removed, leaving an uppermost sidewall area of the dielectric layer.
  • the sidewall area assures a full-field oxide thickness thereby producing a device with a reduced-electric field and a reduced capacitance between gate and drift regions.
  • the present invention is, inter alia, capable of attaining a higher isolation voltage between gate and drift regions than the prior art without degrading a trajectory of injected carriers or forcing them deeper into the body of the device. Also, the structure of the resulting device allows for a greatly reduced capacitance between the device gate and drift region with an elimination of the “gate wrap-around,” thereby reducing a local electric field.
  • FIG. 1 is a cross-sectional view of a gate region in a prior art MOS device.
  • FIGS. 2A-2P show various cross-sectional views of a reduced electric field MOS device fabricated using exemplary fabrication techniques of the present invention.
  • FIG. 3 is a portion of a gate region of the MOS device of FIG. 2P .
  • beginning exemplary processes of the present invention utilize a silicon-on-insulator (SOI) technique and include a substrate 201 , an oxide isolation layer 203 , and an SOI layer 205 .
  • a screen oxide 209 is either thermally grown or deposited on the SOI layer 205 .
  • a patterned and etched photoresist layer 211 provides a mask for an ion implantation step.
  • a concentration of boron atoms 213 forms a retrograde p-well 207 , thus forming a body for an NMOS device.
  • doping techniques such as diffusion, may also be readily employed to produce a similar p-well area.
  • the substrate 201 is a silicon wafer.
  • the substrate 201 could be another elemental group IV semiconductor or a compound semiconductor (e.g., groups III-V or II-VI).
  • the substrate 201 may alternatively be a non-semiconductor, such as a photomask blank.
  • additional dopant areas have been added after removal of the patterned and etched photoresist layer 211 and the screen oxide 209 (neither of which is shown in FIG. 2B ).
  • the additional dopant areas include an n-well 215 and a threshold enhancing implant 208 .
  • a gate oxide 217 , a first polysilicon layer 219 , a first oxide layer 221 , and a silicon nitride layer 223 have been deposited by various techniques, all known to a skilled artisan.
  • the first polysilicon layer 219 , the first oxide layer 221 , and the silicon nitride layer 223 comprise an active stack.
  • the gate oxide 217 is thermally grown and/or etched to various thicknesses in different regions, generally 20 ⁇ to 50 ⁇ thick.
  • the first polysilicon layer 219 is deposited via chemical vapor deposition (CVD) to about 1200 ⁇ thick, and the first oxide layer 221 is thermally grown and is about 90 ⁇ thick.
  • the silicon nitride layer 223 is deposited via a CVD process and is about 1200 ⁇ thick.
  • a second oxide layer 225 and a photoresist layer 224 are patterned and etched to act as a hardmask for subsequent shallow trench isolation (STI) processes (described infra).
  • the second oxide layer 225 may be a high density plasma (HDP)—enhanced CVD, with an average thickness of approximately 2000 ⁇ that is dry-etched (e.g., a reactive-ion etch) in preparation for the subsequent STI processes.
  • HDP high density plasma
  • shallow trenches 227 have been etched through the active stack and the gate oxide 217 and into the SOI layer 205 as part of the STI process.
  • the photoresist layer 224 (not shown in FIG. 2C ) is subsequently removed.
  • a liner oxide 235 ( FIG. 2D ) is deposited or grown onto exposed sidewalls of the shallow trenches 227 , followed by a third photoresist layer 229 .
  • the third photoresist layer 229 is then patterned and etched (as shown in FIG. 2D ) and a second ion implant 231 is performed, producing a p-field implant 233 .
  • the third photoresist layer 229 is then stripped, and a second liner oxide 237 ( FIG.
  • the second liner oxide 237 is silicon dioxide grown by a pyrolitic oxidation of tetraethylorthosilane (TEOS) to a thickness of approximately 200 ⁇ ).
  • TEOS tetraethylorthosilane
  • a third oxide layer 239 is then conformally deposited (e.g., by an HDP-CVD process to approximately 9000 ⁇ ) providing a shallow trench fill.
  • the third oxide layer 239 is etched (typically with an etchant which has a high selectivity ratio between silicon dioxide and silicon nitride), producing a first trench 241 and a second trench 243 , followed by a chemical mechanical planarization (CMP) process step.
  • the CMP process step stops at an uppermost portion of the silicon nitride layer 223 ( FIG. 2F ).
  • the second trench 243 is etched and extended at least partially through the p-field implant 233 , the p-well 207 , and the SOI layer 205 .
  • the second trench 243 is extended to an uppermost surface of the oxide isolation layer 203 .
  • a third liner oxide 245 ( FIG. 2H ) is then thermally grown on exposed silicon sidewalls of a lower portion of the extended second trench 243 .
  • a conformal TEOS layer 247 is deposited (e.g., to approximately 2000 ⁇ thick), followed by a blanket polysilicon layer 249 A.
  • the blanket polysilicon layer 249 A is deposited to a thickness of, for example, 5000 ⁇ .
  • the blanket polysilicon layer 249 A is then etched ( FIG. 2J ), leaving a deep trench fill plug 249 B.
  • a subsequent HDP-CVD oxide layer 251 A is deposited ( FIG. 2K ) to a depth of approximately 7000 ⁇ .
  • An additional CMP step planarizes the wafer, stopping on the silicon nitride layer 223 ( FIG. 2L ).
  • An oxide remainder 251 B of the HDP-CVD oxide layer 251 A stays in the second trench 243 (now filled in) above and in contact with the deep trench polysilicon plug 249 B.
  • the silicon nitride layer 223 is etched (e.g., by hot phosphoric acid), leaving an upper portion of the shallow trench isolation areas (comprised of the second liner oxide 237 and the third oxide layer 239 ) partially exposed ( FIG. 2M ).
  • a buffered-oxide etch dip-back removes a remaining portion of the first oxide layer 221 and provides a rounded area on an uppermost edge of the STI corners 253 ( FIG. 2N ).
  • a second polysilicon layer 255 is deposited (e.g., to approximately a 2000 ⁇ thickness), patterned, and etched.
  • the second polysilicon layer 255 will form a gate area of the MOS device.
  • fabrication of the MOS device proceeds by adding an n-type lightly doped drain (NLDD) implant 265 , a source area n-type source-drain (NSD) implant 267 , and a drain area NSD implant 269 .
  • An oxide-isolation layer 271 is added to the second polysilicon layer 255 , nitride sidewall spacers 257 are added to a periphery of the polysilicon layer 255 , and a thick dielectric 273 is deposited.
  • Contact vias 259 , 261 , 263 are defined for drain, gate, and source contacts respectively. Each of the vias 259 , 261 , 263 is subsequently tungsten filled to complete the contact. All of these final fabrication processes are known to one of skill in the art.
  • a portion 300 of the MOS device of FIG. 2P indicates a first area 301 in which a capacitance between the gate and drift regions of the MOS device is greatly reduced as compared with a similar region of the prior art MOS device 100 ( FIG. 1 ). Further, the gate wrap-around 115 of the prior art MOS device 100 has been eliminated by utilizing the fabrication techniques of the present invention. Additionally, a second area 303 of FIG. 3 indicates that a full field oxide thickness is maintained. The full field thickness aids in optimizing performance characteristics of the MOS device of the present invention.
  • silicon dioxide may be used even though the characteristics are all somewhat similar to each other (e.g., dielectric breakdown or permittivity).
  • silicon dioxide layers formed by thermal growth, chemical vapor deposition, or TEOS techniques may be considered similar for an application of the present invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Element Separation (AREA)
  • Thin Film Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

A method of fabricating an electronic device and the resulting electronic device. The method includes forming a gate oxide on an uppermost side of a silicon-on-insulator substrate; forming a first polysilicon layer over the gate oxide; and forming a first silicon dioxide layer over the first polysilicon layer. A first silicon nitride layer is then formed over the first silicon dioxide layer followed by a second silicon dioxide layer. Shallow trenches are etched through all preceding dielectric layers and into the SOI substrate. The etched trenches are filled with another dielectric layer (e.g., silicon dioxide) and planarized. Each of the preceding dielectric layers are removed, leaving an uppermost sidewall area of the dielectric layer exposed for contact with a later-applied polysilicon gate area. Formation of the sidewall area assures a full-field oxide thickness thereby producing a device with a reduced-electric field and a reduced capacitance between gate and drift regions.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This is a divisional of pending application Ser. No. 11/188,921 filed Jul. 25, 2005.
    • TECHNICAL FIELD
  • The invention relates to electronic semiconductor devices and methods of fabrication, and, more particularly, to semiconductor devices and fabrication methods thereof for reducing electric fields and other deleterious effects by using self-aligned trench isolation techniques.
    • BACKGROUND ART
  • The electronics industry continues to rely upon advances in semiconductor technology to realize higher-functioning devices in more compact areas. For many applications, realizing higher-functioning devices requires integrating a large number of electronic devices into a single silicon die. As the number of electronic devices per given area of a silicon wafer increases, manufacturing processes employed become more difficult.
  • An important subject of ongoing research in the semiconductor industry is a reduction in the dimensions of devices used in integrated circuits. Planar transistors such as metal oxide semiconductor (MOS) transistors are particularly suited to use in high density integrated circuits. As a size of MOS transistors and other active devices decreases, dimensions of the source/drain/gate electrodes, and the channel region of each device, must decrease commensurately.
  • When fabricating MOS transistors, source and drain electrodes are typically heavily doped to reduce a parasitic resistance of the device. While doping improves conductance, it concurrently increases parasitic capacitance, and lowers breakdown voltages. Many prior art devices interpose lightly doped drain (LDD) regions on either side of the channel region, between the channel region and the source/drain electrodes. LDD regions permit MOS devices to develop adequate breakdown voltages. However, LDD regions also increase the resistance between the source and drain when the transistor is turned on. This increased parasitic resistance degrades the switching speed and current carrying capabilities of the transistor. The necessity of LDD regions also adds process steps to fabrication which negatively affect both cost and reliability.
  • A MOS transistor suitable to control the gating and amplification of high speed signals must have a low parasitic capacitance, low parasitic resistance, and a breakdown voltage larger than the signals which are carried. These performance parameters represent design trade-offs well known to those skilled in the art of MOS transistor fabrication.
  • Most prior art MOS transistors have channel regions that are substantially the same size as the overlying gate electrode. The channel region size and shape is a direct result of implanting dopants in the silicon underlying the gate electrode to form source/drain electrodes and LDD regions, after the deposition of the gate electrode. The wide channel region formed in such a process contributes undesirable characteristics to a transistor's performance. It is commonly acknowledged that the drain current is inversely proportional to the length of the channel.
  • DMOS (double diffused metal oxide semiconductor) transistors are well known as a type of MOSFET (metal on semiconductor field effect transistor) using diffusions to form the transistor regions, with a typical application being as a power transistor. Such devices enjoy widespread use in such applications such as automobile electrical systems, power supplies, and power management applications.
  • In a DMOS transistor, a channel length is determined by the higher rate of diffusion of the P body region dopant (typically boron) compared to the N+ source region dopant (typically arsenic or phosphorus). The channel as defined by the body region overlies a lightly doped drift region. DMOS transistors can have very short channels and typically do not depend on photolithography to determine channel length. Such DMOS transistors have good punch-through control because of the heavily doped P body shield. The lightly doped drift region minimizes the voltage drop across the channel region by maintaining a uniform field to achieve a velocity saturation. The field near the drain region is the same as in the drift region so that avalanche breakdown, multiplication, and oxide charging are lessened as compared to conventional MOSFETs.
  • In one type of DMOS transistor, a trench is used to form a gate structure. These transistors are typically formed on <100> oriented silicon substrates (wafers), using an anisotropic etch to form the trench. When etched into <100> silicon, the trench has 54.7 degree sidewall slopes. The doping distribution is the same as the DMOS transistor described supra. The two channels are located one on each side of the etched trench. The device has a common drain contact at the bottom portion of the substrate. Since many devices can be connected in parallel, DMOS transistors can handle high current and high power so are suitable for power switching applications as described previously.
  • Many different processes have been used for the fabrication of power MOSFET devices over the years; these processes are generally deep diffusion processes. It is well known to form such transistors having a trench in the substrate, the trench being lined with a thin oxide layer and filled with a conductive polysilicon to form the transistor gate structure.
  • With reference to FIG. 1, a cross-sectional view of one prior art MOS device 100 includes a silicon substrate 101, an nwell 103, a threshold implant 105, a gate oxide 107, a liner oxide 109, a shallow-trench isolation (STI) oxide 111, a gate polysilicon region 113, and a resultant gate wrap-around region 115. The gate wrap-around region 115 is a result of contemporaneous MOS processing techniques causing a “divot” at a periphery of the STI oxide 111, as is well-known in the art. The gate wrap-around region 115, however, has at least the following detrimental affects to MOS device performance: (1) isolation voltages between gate and drift regions of a device are reduced; and (2) the divot produces a high capacitance region between the gate and drift regions, thereby creating a high local-electric field. Therefore, what is needed is an economical method to produce a MOS device while eliminating the deleterious effects of the gate wrap-around region by eliminating the divot during processing.
    • SUMMARY OF THE INVENTION
  • The present invention is, in one embodiment, a semiconductor electronic device fabricated using the method described herein. The semiconductor electronic device is, for example, a reduced-electric field DMOS having a source, a drain, and a gate with a shallow trench isolation feature. The shallow trench isolation feature has a trench-fill dielectric where the trench-fill dielectric maintains an essentially full-field oxide thickness. The full-field oxide thickness is partially formed by having an uppermost sidewall area of the trench-fill dielectric in electrical communication with a polysilicon gate layer, thereby eliminating a gate wraparound area of the prior art.
  • The present invention is also a method of fabricating an electronic device. The method includes, for example, forming a gate oxide on an uppermost side of a silicon-on-insulator substrate; forming a first polysilicon layer over the gate oxide; and forming a first silicon dioxide layer over the first polysilicon layer. A first silicon nitride layer is then formed over the first silicon dioxide layer. The first nitride layer is chosen since a high selectivity ratio etchant can be used in later processing steps to etch the nitride at a different rate from the silicon dioxide layer. A second silicon dioxide layer is then formed over the first nitride. Shallow trenches are etched through all the preceding dielectric layers and into the SOI substrate. The etched trenches are filled with another dielectric layer (e.g., silicon dioxide). The dielectric layer (i.e., the trench-fill) is planarized to be substantially coplanar with an uppermost surface of the nitride layer. Each of the preceding dielectric layers are then removed, leaving an uppermost sidewall area of the dielectric layer. The sidewall area assures a full-field oxide thickness thereby producing a device with a reduced-electric field and a reduced capacitance between gate and drift regions.
  • Due to the aforementioned attributes and processing methods, the present invention is, inter alia, capable of attaining a higher isolation voltage between gate and drift regions than the prior art without degrading a trajectory of injected carriers or forcing them deeper into the body of the device. Also, the structure of the resulting device allows for a greatly reduced capacitance between the device gate and drift region with an elimination of the “gate wrap-around,” thereby reducing a local electric field.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross-sectional view of a gate region in a prior art MOS device.
  • FIGS. 2A-2P show various cross-sectional views of a reduced electric field MOS device fabricated using exemplary fabrication techniques of the present invention.
  • FIG. 3 is a portion of a gate region of the MOS device of FIG. 2P.
    •  DETAILED DESCRIPTION OF THE INVENTION
  • With reference to FIG. 2A, beginning exemplary processes of the present invention utilize a silicon-on-insulator (SOI) technique and include a substrate 201, an oxide isolation layer 203, and an SOI layer 205. A screen oxide 209 is either thermally grown or deposited on the SOI layer 205. A patterned and etched photoresist layer 211 provides a mask for an ion implantation step. In a specific embodiment, a concentration of boron atoms 213 forms a retrograde p-well 207, thus forming a body for an NMOS device. A skilled artisan will recognize that other doping techniques, such as diffusion, may also be readily employed to produce a similar p-well area.
  • In this exemplary embodiment, the substrate 201 is a silicon wafer. Alternatively, the substrate 201 could be another elemental group IV semiconductor or a compound semiconductor (e.g., groups III-V or II-VI). The substrate 201 may alternatively be a non-semiconductor, such as a photomask blank.
  • In FIG. 2B, additional dopant areas have been added after removal of the patterned and etched photoresist layer 211 and the screen oxide 209 (neither of which is shown in FIG. 2B). The additional dopant areas include an n-well 215 and a threshold enhancing implant 208. Further, a gate oxide 217, a first polysilicon layer 219, a first oxide layer 221, and a silicon nitride layer 223 have been deposited by various techniques, all known to a skilled artisan. The first polysilicon layer 219, the first oxide layer 221, and the silicon nitride layer 223 comprise an active stack.
  • In a specific embodiment, the gate oxide 217 is thermally grown and/or etched to various thicknesses in different regions, generally 20 Å to 50 Å thick. The first polysilicon layer 219 is deposited via chemical vapor deposition (CVD) to about 1200 Å thick, and the first oxide layer 221 is thermally grown and is about 90 Å thick. The silicon nitride layer 223 is deposited via a CVD process and is about 1200 Å thick.
  • Over the active stack (i.e., the first polysilicon layer 219, the first oxide layer 221, and the silicon nitride layer 223), a second oxide layer 225 and a photoresist layer 224 are patterned and etched to act as a hardmask for subsequent shallow trench isolation (STI) processes (described infra). The second oxide layer 225 may be a high density plasma (HDP)—enhanced CVD, with an average thickness of approximately 2000 Å that is dry-etched (e.g., a reactive-ion etch) in preparation for the subsequent STI processes.
  • In FIG. 2C, shallow trenches 227 have been etched through the active stack and the gate oxide 217 and into the SOI layer 205 as part of the STI process. The photoresist layer 224 (not shown in FIG. 2C) is subsequently removed. A liner oxide 235 (FIG. 2D) is deposited or grown onto exposed sidewalls of the shallow trenches 227, followed by a third photoresist layer 229. The third photoresist layer 229 is then patterned and etched (as shown in FIG. 2D) and a second ion implant 231 is performed, producing a p-field implant 233. The third photoresist layer 229 is then stripped, and a second liner oxide 237 (FIG. 2E) is deposited. In a specific embodiment, the second liner oxide 237 is silicon dioxide grown by a pyrolitic oxidation of tetraethylorthosilane (TEOS) to a thickness of approximately 200 Å). A third oxide layer 239 is then conformally deposited (e.g., by an HDP-CVD process to approximately 9000 Å) providing a shallow trench fill. The third oxide layer 239 is etched (typically with an etchant which has a high selectivity ratio between silicon dioxide and silicon nitride), producing a first trench 241 and a second trench 243, followed by a chemical mechanical planarization (CMP) process step. The CMP process step stops at an uppermost portion of the silicon nitride layer 223 (FIG. 2F).
  • With reference to FIG. 2G, the second trench 243 is etched and extended at least partially through the p-field implant 233, the p-well 207, and the SOI layer 205. In a specific embodiment, the second trench 243 is extended to an uppermost surface of the oxide isolation layer 203. A third liner oxide 245 (FIG. 2H) is then thermally grown on exposed silicon sidewalls of a lower portion of the extended second trench 243.
  • With reference to FIG. 2I, a conformal TEOS layer 247 is deposited (e.g., to approximately 2000 Å thick), followed by a blanket polysilicon layer 249A. The blanket polysilicon layer 249A, is deposited to a thickness of, for example, 5000 Å. The blanket polysilicon layer 249A is then etched (FIG. 2J), leaving a deep trench fill plug 249B. A subsequent HDP-CVD oxide layer 251A is deposited (FIG. 2K) to a depth of approximately 7000 Å. An additional CMP step planarizes the wafer, stopping on the silicon nitride layer 223 (FIG. 2L). An oxide remainder 251B of the HDP-CVD oxide layer 251A stays in the second trench 243 (now filled in) above and in contact with the deep trench polysilicon plug 249B.
  • After CMP, the silicon nitride layer 223 is etched (e.g., by hot phosphoric acid), leaving an upper portion of the shallow trench isolation areas (comprised of the second liner oxide 237 and the third oxide layer 239) partially exposed (FIG. 2M). A buffered-oxide etch dip-back removes a remaining portion of the first oxide layer 221 and provides a rounded area on an uppermost edge of the STI corners 253 (FIG. 2N).
  • In FIG. 2O, a second polysilicon layer 255 is deposited (e.g., to approximately a 2000 Å thickness), patterned, and etched. The second polysilicon layer 255 will form a gate area of the MOS device.
  • With reference to FIG. 2P, fabrication of the MOS device proceeds by adding an n-type lightly doped drain (NLDD) implant 265, a source area n-type source-drain (NSD) implant 267, and a drain area NSD implant 269. An oxide-isolation layer 271 is added to the second polysilicon layer 255, nitride sidewall spacers 257 are added to a periphery of the polysilicon layer 255, and a thick dielectric 273 is deposited. Contact vias 259, 261, 263 are defined for drain, gate, and source contacts respectively. Each of the vias 259, 261,263 is subsequently tungsten filled to complete the contact. All of these final fabrication processes are known to one of skill in the art.
  • With reference to FIG. 3, a portion 300 of the MOS device of FIG. 2P indicates a first area 301 in which a capacitance between the gate and drift regions of the MOS device is greatly reduced as compared with a similar region of the prior art MOS device 100 (FIG. 1). Further, the gate wrap-around 115 of the prior art MOS device 100 has been eliminated by utilizing the fabrication techniques of the present invention. Additionally, a second area 303 of FIG. 3 indicates that a full field oxide thickness is maintained. The full field thickness aids in optimizing performance characteristics of the MOS device of the present invention.
  • In the foregoing specification, the present invention has been described with reference to specific embodiments thereof. For example, various doping processes are described in terms of implants. A skilled practitioner will realize that another doping process, such as diffusion, may be substituted for the implant process. Also, various layers may be defined as being comprised of a given material, for example, silicon dioxide. A skilled practitioner will realize that another dielectric material may often be substituted. For example, a silicon dioxide layer may be interchanged with a silicon nitride layer as long as each adjacent dielectric layer has a different etch rate (e.g., a high selectivity wet-etch process will etch silicon dioxide more rapidly than silicon nitride or vice versa). Also, various types of silicon dioxide may be used even though the characteristics are all somewhat similar to each other (e.g., dielectric breakdown or permittivity). Thus, silicon dioxide layers formed by thermal growth, chemical vapor deposition, or TEOS techniques may be considered similar for an application of the present invention. It will, therefore, be evident that various modifications and changes can be made thereto without departing from the broader spirit and scope of the present invention as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

Claims (18)

1. An electronic device comprising:
a gate area having a gate oxide and a control gate; and
a shallow trench isolation feature formed proximate to the gate area and comprised of a trench-fill dielectric having a full field oxide thickness and an uppermost portion formed substantially parallel to and at a higher cross-sectional elevation than an active portion of the gate oxide, the shallow trench isolation feature being coupled to at least a portion of the control gate.
2. The electronic device of claim 1 wherein the device is characterized as lacking a gate wraparound.
3. The electronic device of claim 1 wherein the control gate is comprised of a first and a second polysilicon layer, the first polysilicon layer having a first face coupled to the gate oxide and a second face coupled to the second polysilicon layer.
4. The electronic device of claim 3 wherein the second face of the first polysilicon layer is substantially parallel to and at a lower cross-sectional elevation than the uppermost portion of the shallow trench isolation feature.
5. The electronic device of claim 1 wherein the shallow trench isolation feature is formed in a silicon layer of a silicon-on-insulator substrate.
6. A semiconductor electronic device comprising:
a transistor having a source, a drain, and a gate area, the gate area having a control gate and a gate oxide, the gate area being characterized in that a gate wraparound area is absent; and
a shallow trench isolation feature comprised of a trench-fill dielectric having a full-field oxide thickness, the full-field oxide thickness having an uppermost sidewall area of the trench-fill dielectric coupled to at least a portion of the control gate.
7. The semiconductor electronic device of claim 6 wherein the shallow trench isolation feature further comprises an uppermost portion formed substantially parallel to and at a higher cross-sectional elevation than an active portion of the gate oxide.
8. The semiconductor electronic device of claim 6 wherein the control gate is comprised of a first and a second polysilicon layer, the first polysilicon layer having a first face located proximate to the gate oxide and a second face located proximate to the second polysilicon layer.
9. The semiconductor electronic device of claim 8 wherein the second face of the first polysilicon layer is substantially parallel to and at a lower cross-sectional elevation than an uppermost portion of the shallow trench isolation feature.
10. The semiconductor electronic device of claim 6 wherein the shallow trench isolation feature is formed in an n-well.
11. The semiconductor electronic device of claim 6 wherein the shallow trench isolation feature is formed in a silicon layer of a silicon-on-insulator substrate.
12. An MOS transistor comprising:
a source, a drain, and a gate area, the gate area having a control gate, a gate oxide, and characterized such that a gate wraparound area is absent; and
a shallow trench isolation feature comprised of a trench-fill dielectric having a full-field oxide thickness, the full-field oxide thickness having an uppermost sidewall area of the trench-fill dielectric coupled to at least a portion of the control gate layer, the shallow trench isolation feature further having an uppermost portion formed substantially parallel to and at a higher cross-sectional elevation than an active portion of the gate oxide.
13. The MOS transistor of claim 12 wherein the transistor has a double-diffused dopant region.
14. The MOS transistor of claim 12 wherein the control gate is comprised of a first and a second polysilicon layer, the first polysilicon layer having a first face located proximate to the gate oxide and a second face located proximate to the second polysilicon layer.
15. The MOS transistor of claim 14 wherein the second face of the first polysilicon layer is substantially parallel to and at a lower cross-sectional elevation than an uppermost portion of the shallow trench isolation feature.
16. The MOS transistor of claim 12 wherein the shallow trench isolation feature is formed in an n-well.
17. The MOS transistor of claim 12 wherein the shallow trench isolation feature is formed in a silicon layer of a silicon-on-insulator substrate.
18. The MOS transistor of claim 12 wherein a lowermost portion of the gate oxide is configured to be at least partially in electrical communication with a threshold enhancing dopant region.
US12/018,744 2005-07-25 2008-01-23 Reduced electric field dmos using self-aligned trench isolation Abandoned US20080135933A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/018,744 US20080135933A1 (en) 2005-07-25 2008-01-23 Reduced electric field dmos using self-aligned trench isolation

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/188,921 US7348256B2 (en) 2005-07-25 2005-07-25 Methods of forming reduced electric field DMOS using self-aligned trench isolation
US12/018,744 US20080135933A1 (en) 2005-07-25 2008-01-23 Reduced electric field dmos using self-aligned trench isolation

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/188,921 Division US7348256B2 (en) 2005-07-25 2005-07-25 Methods of forming reduced electric field DMOS using self-aligned trench isolation

Publications (1)

Publication Number Publication Date
US20080135933A1 true US20080135933A1 (en) 2008-06-12

Family

ID=37678302

Family Applications (3)

Application Number Title Priority Date Filing Date
US11/188,921 Active 2026-06-27 US7348256B2 (en) 2005-07-25 2005-07-25 Methods of forming reduced electric field DMOS using self-aligned trench isolation
US12/018,721 Abandoned US20080173940A1 (en) 2005-07-25 2008-01-23 Reduced electric field dmos using self-aligned trench isolation
US12/018,744 Abandoned US20080135933A1 (en) 2005-07-25 2008-01-23 Reduced electric field dmos using self-aligned trench isolation

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US11/188,921 Active 2026-06-27 US7348256B2 (en) 2005-07-25 2005-07-25 Methods of forming reduced electric field DMOS using self-aligned trench isolation
US12/018,721 Abandoned US20080173940A1 (en) 2005-07-25 2008-01-23 Reduced electric field dmos using self-aligned trench isolation

Country Status (7)

Country Link
US (3) US7348256B2 (en)
EP (1) EP1911095A2 (en)
JP (1) JP2009503847A (en)
KR (1) KR20080032232A (en)
CN (1) CN101292340A (en)
TW (1) TW200709334A (en)
WO (1) WO2007018896A2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080173940A1 (en) * 2005-07-25 2008-07-24 Atmel Corporation Reduced electric field dmos using self-aligned trench isolation
US20100155897A1 (en) * 2008-12-23 2010-06-24 International Business Machines Corporation Deep trench varactors
CN106033775A (en) * 2014-09-01 2016-10-19 爱思开海力士有限公司 Power integrated devices, electronic devices and electronic systems including the same

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080246080A1 (en) * 2006-07-28 2008-10-09 Broadcom Corporation Shallow trench isolation (STI) based laterally diffused metal oxide semiconductor (LDMOS)
US7855414B2 (en) * 2006-07-28 2010-12-21 Broadcom Corporation Semiconductor device with increased breakdown voltage
US7781292B2 (en) * 2007-04-30 2010-08-24 International Business Machines Corporation High power device isolation and integration
US8174071B2 (en) * 2008-05-02 2012-05-08 Taiwan Semiconductor Manufacturing Co., Ltd. High voltage LDMOS transistor
US8163621B2 (en) * 2008-06-06 2012-04-24 Globalfoundries Singapore Pte. Ltd. High performance LDMOS device having enhanced dielectric strain layer
US8008719B2 (en) * 2008-10-09 2011-08-30 Hvvi Semiconductors, Inc. Transistor structure having dual shield layers
TWI387105B (en) * 2008-11-10 2013-02-21 Anpec Electronics Corp Semiconductor device for improving the peak induced voltage in switching converter
CN101819929B (en) * 2009-02-27 2012-03-21 中芯国际集成电路制造(上海)有限公司 Method for manufacturing and separating floating gate of grid storage
US8680617B2 (en) * 2009-10-06 2014-03-25 International Business Machines Corporation Split level shallow trench isolation for area efficient body contacts in SOI MOSFETS
JP5588162B2 (en) * 2009-12-14 2014-09-10 旭化成エレクトロニクス株式会社 Manufacturing method of semiconductor device
US8283722B2 (en) 2010-06-14 2012-10-09 Broadcom Corporation Semiconductor device having an enhanced well region
JP2012099541A (en) * 2010-10-29 2012-05-24 Fujitsu Semiconductor Ltd Semiconductor device and method manufacturing the same
US9123807B2 (en) 2010-12-28 2015-09-01 Broadcom Corporation Reduction of parasitic capacitance in a semiconductor device
JP2013069777A (en) * 2011-09-21 2013-04-18 Lapis Semiconductor Co Ltd Semiconductor device and manufacturing method of the same
KR101867953B1 (en) * 2011-12-22 2018-06-18 삼성전자주식회사 Semiconductor devices and methods for forming the same
JP2013131512A (en) * 2011-12-20 2013-07-04 Sumitomo Electric Ind Ltd Semiconductor device and method of manufacturing the same
JP2013145770A (en) 2012-01-13 2013-07-25 Sumitomo Electric Ind Ltd Semiconductor device and manufacturing method of the same
US8853022B2 (en) 2012-01-17 2014-10-07 Globalfoundries Singapore Pte. Ltd. High voltage device
US8822291B2 (en) * 2012-01-17 2014-09-02 Globalfoundries Singapore Pte. Ltd. High voltage device
CN103377980B (en) * 2012-04-17 2015-11-25 中芯国际集成电路制造(上海)有限公司 Fleet plough groove isolation structure and forming method thereof
KR101968197B1 (en) * 2012-05-18 2019-04-12 삼성전자주식회사 Image sensor and method of forming the same
CN103050521B (en) * 2012-05-23 2015-02-04 上海华虹宏力半导体制造有限公司 Collector region lead-out structure for SiGe heterojunction bipolar transistor (HBT) device, and manufacturing method for collector region lead-out structure
US8896060B2 (en) 2012-06-01 2014-11-25 Taiwan Semiconductor Manufacturing Company, Ltd. Trench power MOSFET
US9041105B2 (en) * 2012-07-20 2015-05-26 International Business Machines Corporation Integrated circuit including transistor structure on depleted silicon-on-insulator, related method and design structure
KR102014437B1 (en) * 2013-10-17 2019-10-21 에스케이하이닉스 주식회사 Semiconductor appratus having multi-type wall oxides and manufacturing method of the same
US9196728B2 (en) * 2013-12-31 2015-11-24 Texas Instruments Incorporated LDMOS CHC reliability
US9306055B2 (en) 2014-01-16 2016-04-05 Microchip Technology Incorporated High voltage double-diffused MOS (DMOS) device and method of manufacture
CN103839868A (en) * 2014-02-21 2014-06-04 上海华力微电子有限公司 Manufacturing method for shallow-trench isolation structure
US9324632B2 (en) 2014-05-28 2016-04-26 Globalfoundries Inc. Semiconductor structures with isolated ohmic trenches and stand-alone isolation trenches and related method
CN105448725B (en) * 2014-08-26 2018-11-16 中芯国际集成电路制造(上海)有限公司 Semiconductor devices and forming method thereof
US9685364B2 (en) * 2014-09-05 2017-06-20 Globalfoundries Singapore Pte. Ltd. Silicon-on-insulator integrated circuit devices with body contact structures and methods for fabricating the same
US10707346B2 (en) 2015-09-25 2020-07-07 Intel Corporation High-voltage transistor with self-aligned isolation
JP6695188B2 (en) * 2016-03-29 2020-05-20 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
US11894381B2 (en) * 2018-10-30 2024-02-06 Taiwan Semiconductor Manufacturing Co., Ltd. Structures and methods for trench isolation
US11121224B2 (en) * 2019-02-08 2021-09-14 Texas Instruments Incorporated Transistor with field plate over tapered trench isolation
US11171206B2 (en) * 2019-07-11 2021-11-09 Micron Technology, Inc. Channel conduction in semiconductor devices
TWI797941B (en) * 2022-01-03 2023-04-01 力晶積成電子製造股份有限公司 Method of manufacturing semiconductor device

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5851864A (en) * 1991-10-30 1998-12-22 Harris Corporation Method of fabricating BiCMOS devices
US20020094636A1 (en) * 1999-09-01 2002-07-18 Paul J. Rudeck Method and structure for an improved floating gate memory cell
US20020195645A1 (en) * 2001-06-26 2002-12-26 Fujitsu Limited Semiconductor device and method of manufacturing the same
US20040038467A1 (en) * 2001-07-03 2004-02-26 Siliconix Incorporated Trench MIS device having implanted drain-drift region and thick bottom oxide and process for manufacturing the same
US20040251492A1 (en) * 2003-06-13 2004-12-16 John Lin LDMOS transistors and methods for making the same
US20050093047A1 (en) * 2003-10-02 2005-05-05 Kabushiki Kaisha Toshiba Semiconductor memory device and method of manufacturing the same
US20050285219A1 (en) * 2000-09-21 2005-12-29 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory and method of fabricating the same
US20060008993A1 (en) * 2004-07-12 2006-01-12 Song Pil G Method of manufacturing flash memory device
US20060134845A1 (en) * 2004-12-22 2006-06-22 Tuan Pham Low-voltage, multiple thin-gate oxide and low-resistance gate electrode
US20060220120A1 (en) * 2005-03-31 2006-10-05 Impinj, Inc. High voltage LDMOS device with counter doping
US20070018273A1 (en) * 2005-07-25 2007-01-25 Miller Gayle W Jr Reduced electric field DMOS using self-aligned trench isolation

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5851864A (en) * 1991-10-30 1998-12-22 Harris Corporation Method of fabricating BiCMOS devices
US20020094636A1 (en) * 1999-09-01 2002-07-18 Paul J. Rudeck Method and structure for an improved floating gate memory cell
US20050285219A1 (en) * 2000-09-21 2005-12-29 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory and method of fabricating the same
US20020195645A1 (en) * 2001-06-26 2002-12-26 Fujitsu Limited Semiconductor device and method of manufacturing the same
US20040038467A1 (en) * 2001-07-03 2004-02-26 Siliconix Incorporated Trench MIS device having implanted drain-drift region and thick bottom oxide and process for manufacturing the same
US20040251492A1 (en) * 2003-06-13 2004-12-16 John Lin LDMOS transistors and methods for making the same
US20050093047A1 (en) * 2003-10-02 2005-05-05 Kabushiki Kaisha Toshiba Semiconductor memory device and method of manufacturing the same
US20060008993A1 (en) * 2004-07-12 2006-01-12 Song Pil G Method of manufacturing flash memory device
US20060134845A1 (en) * 2004-12-22 2006-06-22 Tuan Pham Low-voltage, multiple thin-gate oxide and low-resistance gate electrode
US20060220120A1 (en) * 2005-03-31 2006-10-05 Impinj, Inc. High voltage LDMOS device with counter doping
US20070018273A1 (en) * 2005-07-25 2007-01-25 Miller Gayle W Jr Reduced electric field DMOS using self-aligned trench isolation
US7348256B2 (en) * 2005-07-25 2008-03-25 Atmel Corporation Methods of forming reduced electric field DMOS using self-aligned trench isolation
US20080173940A1 (en) * 2005-07-25 2008-07-24 Atmel Corporation Reduced electric field dmos using self-aligned trench isolation

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080173940A1 (en) * 2005-07-25 2008-07-24 Atmel Corporation Reduced electric field dmos using self-aligned trench isolation
US20100155897A1 (en) * 2008-12-23 2010-06-24 International Business Machines Corporation Deep trench varactors
WO2010075052A1 (en) * 2008-12-23 2010-07-01 International Business Machines Corporation Deep trench varactors
US8008748B2 (en) * 2008-12-23 2011-08-30 International Business Machines Corporation Deep trench varactors
CN106033775A (en) * 2014-09-01 2016-10-19 爱思开海力士有限公司 Power integrated devices, electronic devices and electronic systems including the same
CN106033775B (en) * 2014-09-01 2020-09-11 爱思开海力士系统集成电路有限公司 Power integrated device, electronic device including the same, and electronic system

Also Published As

Publication number Publication date
US20070018273A1 (en) 2007-01-25
WO2007018896A3 (en) 2008-06-19
KR20080032232A (en) 2008-04-14
EP1911095A2 (en) 2008-04-16
WO2007018896A2 (en) 2007-02-15
US7348256B2 (en) 2008-03-25
US20080173940A1 (en) 2008-07-24
CN101292340A (en) 2008-10-22
JP2009503847A (en) 2009-01-29
TW200709334A (en) 2007-03-01

Similar Documents

Publication Publication Date Title
US7348256B2 (en) Methods of forming reduced electric field DMOS using self-aligned trench isolation
US6855581B2 (en) Method for fabricating a high-voltage high-power integrated circuit device
US6686233B2 (en) Integration of high voltage self-aligned MOS components
US6320225B1 (en) SOI CMOS body contact through gate, self-aligned to source- drain diffusions
KR101124657B1 (en) Silicon-on-insulator semiconductor device with silicon layers having different crystal orientations and method of forming the silicon-on-insulator semiconductor device
US7704808B2 (en) Methods of forming semiconductor-on-insulating (SOI) field effect transistors with body contacts
US11996448B2 (en) Manufacturing method of semiconductor device including field-effect transistor comprising buried oxide (BOX) film and silicon layer
US8183626B2 (en) High-voltage MOS devices having gates extending into recesses of substrates
US6265752B1 (en) Method of forming a HVNMOS with an N+ buried layer combined with N well and a structure of the same
US20060006462A1 (en) Method and apparatus for a semiconductor device having low and high voltage transistors
US7851317B2 (en) Method for fabricating high voltage drift in semiconductor device
US7407851B2 (en) DMOS device with sealed channel processing
KR19990067727A (en) Transistor having substantially isolated body and method of making the same
US8232599B2 (en) Bulk substrate FET integrated on CMOS SOI
US20120132990A1 (en) Semiconductor structure and method for manufacturing the same
US6747328B2 (en) Scaled MOSFET device and its fabricating method
US6642536B1 (en) Hybrid silicon on insulator/bulk strained silicon technology
US6184105B1 (en) Method for post transistor isolation
US5925916A (en) Semiconductor processing method of providing electrical isolation between adjacent semiconductor diffusion regions of different field effect transistors and integrated circuitry having adjacent electrically isolated field effect transistors
US9230990B2 (en) Silicon-on-insulator integrated circuit devices with body contact structures
JP2674568B2 (en) Method for manufacturing semiconductor device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION