US20080132060A1 - Contact barrier layer deposition process - Google Patents

Contact barrier layer deposition process Download PDF

Info

Publication number
US20080132060A1
US20080132060A1 US11/565,355 US56535506A US2008132060A1 US 20080132060 A1 US20080132060 A1 US 20080132060A1 US 56535506 A US56535506 A US 56535506A US 2008132060 A1 US2008132060 A1 US 2008132060A1
Authority
US
United States
Prior art keywords
layer
depositing
tin
onto
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/565,355
Inventor
Tuung Luoh
Chin-Ta Su
Ta-Hung Yang
Kuang-Chao Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Macronix International Co Ltd
Original Assignee
Macronix International Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Macronix International Co Ltd filed Critical Macronix International Co Ltd
Priority to US11/565,355 priority Critical patent/US20080132060A1/en
Assigned to MACRONIX INTERNATIONAL CO., LTD. reassignment MACRONIX INTERNATIONAL CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, KUANG-CHAO, YANG, TA-HUNG, SU, CHIN-TA, LUOH, TUUNG
Priority to TW096108468A priority patent/TWI354321B/en
Priority to US11/950,319 priority patent/US7846835B2/en
Publication of US20080132060A1 publication Critical patent/US20080132060A1/en
Priority to US12/945,666 priority patent/US20110056432A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
    • H01L21/2855Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by physical means, e.g. sputtering, evaporation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
    • H01L21/28556Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD

Definitions

  • the embodiments disclosed in this application generally relate to processes for depositing a contact barrier layer on an integrated circuit (IC) substrate.
  • IC integrated circuit
  • an insulating layer is formed over active devices, or over a patterned underlying metal interconnect layer, and vertical openings are then formed through this insulating layer to provide electrical communication from the upper surface of the insulating layer to the underlying active device or electrical interconnect. Such openings are then filled with an electrically conductive material to provide electrical connection between the underlying elements and conductive materials, such as a metal interconnect, subsequently formed on the surface of the insulating material.
  • barrier layers are typically deposited over the patterned surface of a substrate to provide a barrier to prevent diffusion between adjacent materials.
  • barrier layers include materials such as titanium nitride (TiN), tantalum nitride (TaN) and tungsten nitride (TuN).
  • the materials are deposited using processes such as physical vapor deposition (PVD) (e.g., ionized metal plasma PVD, sputtering, etc.) and chemical vapor deposition (CVD) (e.g., plasma enhanced CVD, metal-organic CVD, etc.).
  • PVD physical vapor deposition
  • CVD chemical vapor deposition
  • TiN layers in particular, have been widely employed in semiconductor manufacturing as a “diffusion barrier” layer; that is, it is placed between two metal or semiconductor layers to prevent intermixing and undesired interactions, while still permitting electrical current to flow.
  • TiN is a hard, dense, refractory material with unusually high electrical conductivity. Ideally, the processes that are used to deposit the TiN barrier layer will not impact the reliability of the resulting IC formed and generate a high reactive sticking coefficient (Rc) for TiN to the silicon (Si) substrate.
  • Methods and systems for depositing a contact barrier layer onto a substrate are disclosed.
  • a system for depositing a barrier layer onto a substrate includes an ionized metal plasma chamber, a metal organic chemical vapor deposition chamber, and a thermal chemical vapor deposition chamber.
  • the ionized metal plasma chamber is configured to deposit a layer of titanium (Ti) onto the substrate.
  • the metal organic chemical vapor deposition chamber is operatively interfaced with the ionized metal plasma chamber and is configured to deposit a first layer of TiN onto the layer of Ti.
  • the thermal chemical vapor deposition chamber is operatively interfaced with the metal organic chemical vapor deposition chamber and is configured to deposit a second layer of TiN onto the first layer of TiN.
  • a method for depositing a barrier layer onto a substrate is disclosed.
  • a layer of titanium (Ti) is deposited onto the substrate using an ionized metal plasma (IMP) physical vapor deposition process.
  • the IMP process includes: generating gaseous ions, accelerating the gaseous ions towards a titanium target, sputtering the titanium atoms from the titanium target with the gaseous ions, ionizing the titanium atoms using a plasma, and depositing the ionized titanium atoms onto the substrate to form the layer of Ti.
  • a first layer of titanium nitride (TiN) is deposited onto the layer of Ti using a metal organic chemical vapor deposition (MOCVD) process.
  • a second layer of TiN is deposited onto the first layer of TiN using a thermal chemical vapor deposition process.
  • a method for depositing a barrier layer onto a substrate is disclosed.
  • a layer of titanium (Ti) is deposited onto the substrate using an ionized metal plasma (IMP) physical vapor deposition process.
  • a first layer of titanium nitride (TiN) is deposited onto the Ti layer using a MOCVD process.
  • the MOCVD process includes: supplying a gaseous metal organic precursor compound and ammonia to the reaction chamber holding the substrate, reacting the gaseous metal organic precursor compound with ammonia to produce TiN, depositing TiN onto the layer of Ti to form the first layer of TiN, and supplying a gas mixture and a quantity of plasma to the reaction chamber to remove impurities from the first layer of TiN.
  • a second layer of TiN is deposited onto the first layer of TiN using a thermal chemical vapor deposition process.
  • a method for depositing a barrier layer onto a substrate is disclosed.
  • a layer of titanium (Ti) is deposited onto the substrate using an IMP physical vapor deposition process.
  • a first layer of titanium nitride (TiN) is deposited onto the Ti layer using a MOCVD process.
  • a second layer of TiN is deposited onto the first layer of TiN using a thermal chemical vapor deposition (CVD) process.
  • CVD thermal chemical vapor deposition
  • the thermal CVD process includes: supplying titanium tetrachloride (TiCl 4 ) gas and ammonia to a reaction chamber holding the substrate, heating the reaction chamber to a set temperature, reacting the TiCl 4 gas with ammonia to produce TiN, and depositing TiN onto the first layer of TiN to form the second layer of TiN.
  • TiCl 4 titanium tetrachloride
  • a method for depositing a barrier layer onto a substrate is disclosed.
  • a layer of titanium (Ti) is deposited onto the substrate using an ionized metal plasma physical vapor deposition process, wherein the layer of Ti has a thickness of between about 10 angstroms ( ⁇ ) and about 1000 ⁇ .
  • a first layer of titanium nitride (TiN) is deposited onto the layer of Ti using a metal organic chemical vapor deposition process, wherein the first layer of TiN has a thickness of between about 1 ⁇ and about 100 ⁇ .
  • a second layer of TiN is deposited onto the first layer of TiN using a thermal chemical vapor deposition process, wherein the second layer of TiN has a thickness of between about 10 ⁇ and about 750 ⁇ .
  • FIG. 1 is a cross-sectional illustration of the various sub-layers of material that form a barrier layer over a semiconductor substrate, in accordance with one embodiment.
  • FIG. 2 is a top level illustration of a system for depositing a “mixed type” contact barrier layer onto a semiconductor substrate, in accordance with one embodiment.
  • FIG. 3A is a flowchart of a method to form a new contact barrier layer onto a semiconductor substrate, in accordance with one embodiment.
  • FIG. 3B is a flowchart detailing the operation of the ionized metal plasma (IMP) physical vapor deposition chamber to form a layer of Ti on a semiconductor substrate, in accordance with one embodiment.
  • IMP ionized metal plasma
  • FIG. 3C is a flowchart detailing the operation of the metal organic chemical vapor deposition (MOCVD) chamber to form a first layer of TiN on the surface of a Ti layer, in accordance with one embodiment.
  • MOCVD metal organic chemical vapor deposition
  • FIG. 3D is a flowchart detailing the operation of the thermal chemical vapor deposition (CVD) chamber to form a second layer of TiN on the surface of a first TiN layer, in accordance with one embodiment.
  • CVD thermal chemical vapor deposition
  • an ion is a charged chemical species that is created electrically neutral and achieve their status as an ion by loss (or addition) of an electron.
  • the process of converting into ions and the state of being ionized is termed ionization.
  • a plasma is typically an ionized gas that is created and sustained by applying a voltage between two electrodes.
  • the plasma is created by applying a radio frequency (RF) voltage.
  • the plasma is created by applying a direct current (DC) voltage.
  • the plasma is created by applying an alternating current (AC) voltage. It should be understood, however, that a plasma can conceivably be created using any conventional applied voltage method available as long as the voltage is sufficient to ionize the targeted chemical species.
  • a semiconductor substrate can be made of any silicon-based material.
  • the substrate is a semiconductor wafer, which is a thin slice of semiconductor material, such as a silicon (Si) crystal, upon which microcircuits are constructed by diffusion and deposition of various materials.
  • Si silicon
  • the terms integrated circuit (IC) substrate, semiconductor substrate and semiconductor wafer are used inter-changeably.
  • FIG. 1 is a cross-sectional illustration of the various sub-layers of material that form a barrier layer over a semiconductor substrate, in accordance with one embodiment.
  • the barrier layer 100 is comprised of overlapping layers of materials including silicon 108 , a titanium layer 106 , a first layer of titanium nitride 104 and a second layer of titanium nitride 102 .
  • the thickness of the titanium (Ti) layer 106 is between about 10 angstroms ( ⁇ ) and about 1000 ⁇ .
  • the thickness of the Ti layer 106 is between about 50 ⁇ and about 750 ⁇ .
  • the thickness of the Ti layer 106 is between about 100 ⁇ and about 450 ⁇ .
  • the Ti layer 106 can be formed to any thickness as long as the Ti layer 106 does not impair the function or reliability of the IC components defined on the semiconductor substrate.
  • the Ti layer 106 is formed using an ionized metal plasma (IMP) deposition process.
  • IMP ionized metal plasma
  • the thickness of the first titanium nitride (TiN) layer 104 is between about 1 ⁇ and about 100 ⁇ . In another embodiment, the thickness of the first TiN layer 104 is between about 5 ⁇ and about 50 ⁇ . In still another embodiment, the thickness of the first TiN layer 104 is between about 10 ⁇ and about 25 ⁇ . It should be understood, however, that the first TiN layer 104 can be formed to any thickness as long as the first TiN layer 104 does not impair the function or reliability of the IC components defined on the semiconductor substrate.
  • the thickness of the second TiN layer 102 is between about 10 ⁇ and about 750 ⁇ . In another embodiment, the thickness of the second TiN layer 102 is between about 25 ⁇ and about 500 ⁇ . In still another embodiment, the thickness of the second TiN layer 102 is between about 50 ⁇ and about 300 ⁇ . It should be appreciated, however, that the second TiN layer 102 can be formed to any thickness as long as the second TiN layer 102 does not impair the function or reliability of the IC components (e.g., metal interconnects, etc.) defined on the semiconductor substrate.
  • the primary difference between the first TiN layer 104 and the second TiN 102 is in the deposition process utilized to form the layers. For example, in one embodiment, the first TiN layer 104 is formed using a metal organic chemical vapor deposition (MOCVD) process and the second TiN layer 102 is formed using a thermal CVD process with TiCl 4 .
  • MOCVD metal organic chemical vapor deposition
  • a contact barrier layer 100 onto a semiconductor substrate with the above described “mixed type” processes (i.e., ionized metal plasma deposition, MOCVD, and thermal CVD), materials (i.e., Ti and TiN), and structural features (i.e., Ti/TiN/TiN).
  • One advantage is increased reliability in the resulting IC devices that are produced from the semiconductor substrate.
  • Depositing a Ti layer 106 onto the Si 108 surface of the semiconductor substrate using the ionized plasma deposition process instead of the other more conventional methods (i.e., plasma enhanced chemical vapor deposition using TiCl 4 ) results in a better sticking coefficient (R c ) for Ti 106 onto the Si 108 surface. This is primarily the result of the ionized plasma deposition process being less sensitive (i.e., reactive) to the Si 108 surfaces of the semiconductor substrate than the plasma enhanced chemical vapor deposition process using TiCl 4 .
  • forming a TiN layer using the MOCVD process alone results in a TiN layer with a high level of impurities are difficult to process out in later processing steps. This is primarily due to reactive byproducts formed from the precursor compounds, such as tetrakis dimethylamino titanium (TDMAT) or tetrakis diethylamido titanium (TDEAT), used in the MOCVD TiN process.
  • TDMAT tetrakis dimethylamino titanium
  • TDEAT tetrakis diethylamido titanium
  • Forming a TiN layer using the thermal CVD with TiCI 4 process alone results in corrosive byproducts (i.e., HCl) that can etch and damage the metal disconnects defined on the semiconductor substrate or result in particulate contamination to be deposited on the substrate surface.
  • HCl corrosive byproducts
  • FIG. 2 is a top level illustration of a system for depositing a “mixed type” contact barrier layer onto a semiconductor substrate, in accordance with one embodiment.
  • the system 200 includes an IMP chamber 202 , a MOCVD chamber 204 , and a thermal chemical vapor deposition (CVD) chamber 206 .
  • the chambers are all configured to be operatively interfaced with each other such that a semiconductor substrate may be passed from one chamber to another during the barrier layer deposition process.
  • the semiconductor substrate is sequentially processed by each of the process chambers depicted herein using the process operating parameters summarized in Table 1 below.
  • Plasma Power Setting DC power ⁇ 2000–4000 W; RF power ⁇ 2000–4000 W Temperature Setting: ⁇ 100–200° C.
  • Chamber Pressure Setting ⁇ 10–30 mTorr Barrier Layer Precursor(s): Ti target plate Metal Organic Chemical Vapor Deposition Plasma Power Setting: RF power ⁇ 750 W Temperature Setting: ⁇ 350–450° C.
  • Chamber Pressure Setting ⁇ 1.5 Torr Barrier Layer Precursor(s): TDMAT, TDEAT, NH 3 , etc.
  • Thermal Chemical Vapor Deposition Plasma Power Setting N/A Temperature Setting: ⁇ 550–700° C.
  • Chamber Pressure Setting ⁇ 0.5–10 Torr Barrier Layer Precursor(s): TiCl 4 , NH 3 , etc.
  • the IMP chamber 202 is configured to deposit a layer of Ti with a thickness of between about 10 ⁇ and about 1000 ⁇ onto the surface of the semiconductor substrate.
  • the set-up of an IMP chamber 202 includes a Ti target plate, a plasma source, a pair of electrode plates (cathode and anode), heating element, and a wafer chuck to hold the semiconductor substrate. It should be appreciated, that the IMP chamber 202 set-up configuration described above is to be used for illustrative purposes only and is not mean to limit the possible configurations for the IMP chamber 202 in any way. In practice, the IMP chamber 202 may include different components or elements than those described above depending on the needs of the particular application.
  • Ar gas ions are accelerated towards the Ti target plate placed substantially over the semiconductor substrate surface to be layered with the Ti layer.
  • the Ar gas ions are accelerated by with sufficient velocity to dislodge (i.e., sputter) Ti atoms from the Ti target plate using the cathode electrode placed substantially behind the Ti target plate.
  • Ti atoms are sputtered due to the impact momentum of the impinging Ar gas ions and their interaction with the Ti target plate material structure or lattice. Once dislodged, the Ti atoms are ionized by the plasma source and then deposited on the Si surface of the semiconductor substrate.
  • Argon is the typical elemental ion species used to sputter the Ti atoms off of the Ti target plate. However, it should be understood that other elemental ion species may also be utilized as long as the chosen elemental ion can be imparted with enough momentum to sputter sufficient quantities of Ti atoms from the Ti target plate during the IMP deposition process for the particular application.
  • the IMP chamber 202 is configured to operate at a temperature setting of between about 75 Celsius (° C.) and about 300° C. In another embodiment, the IMP chamber 202 is configured to operate at a temperature setting of between about 100° C. and about 200° C. It should be appreciated, however, that the IMP chamber 202 may be configured to operate at any temperature setting as long as the IMP deposition process can deposit a substantially uniform layer of Ti onto the surface of the semiconductor substrate with the required thickness for the particular application.
  • the IMP chamber 202 is configured to operate with a chamber pressure setting of between about 5 millitorr (mTorr) and about 50 mTorr. In another embodiment, the IMP chamber 202 is configured to be operated with a chamber pressure setting of between about 10 mTorr and about 30 mTorr. It should be appreciated, however, that the IMP chamber 202 may be configured to operate with any pressure setting as long as the IMP deposition process can deposit a substantially uniform layer of Ti on the surface of the semiconductor substrate with the required thickness for the particular application.
  • mTorr millitorr
  • the IMP chamber 202 may be configured to operate with any pressure setting as long as the IMP deposition process can deposit a substantially uniform layer of Ti on the surface of the semiconductor substrate with the required thickness for the particular application.
  • the IMP chamber 202 uses a plasma source that operates in a RF mode with a power setting of between about 2000 Watts (W) and about 4000 W to strike the plasma in the chamber.
  • the IMP chamber 202 uses a plasma source that operates in a DC mode with a power setting of between about 2000 W and about 4000 W to strike the plasma in the chamber 202 . It should be understood, however, that the plasma source can be operated in any type of mode as long as the plasma source can be used to strike a quantity of plasma that is sufficient for the particular application.
  • the plasma source is an inductively coupled plasma (ICP) source.
  • the plasma source is a capacitative plasma source.
  • plasma source is a magnetronic plasma source. It should be appreciated, however, that any type of plasma source may be used as long as the source can be configured to strike a quantity of plasma that is sufficient for the particular application.
  • the MOCVD chamber 204 is configured to deposit a first layer of TiN with a thickness of between about 1 ⁇ and about 100 ⁇ onto the surface of the Ti layer.
  • the set-up of the chamber 204 includes a plasma source, a vacuum pump, a gas injection unit, a heating element, and a wafer chuck to hold the semiconductor substrate. It should be appreciated, that the MOCVD chamber 204 set-up configuration described above is to be used for illustrative purposes only and is not mean to limit the possible configurations for the MOCVD chamber 204 in any way. In practice, the MOCVD chamber 204 may include different components or elements than those described above depending on the needs of the particular application.
  • an organic precursor gas and ammonia (NH 3 ) gas is supplied through the gas injection unit into the chamber 204 .
  • the organic precursor gas and ammonia gas react to form TiN molecules that are deposited on the surface of the semiconductor substrate to form the first layer of TiN molecules.
  • the TiN formed by the MOCVD process typically contains impurities, the TiN layer is treated with a hydrogen/nitrogen cleaning gas mixture and a quantity of plasma to remove the impurities.
  • the organic precursor gas is TDMAT. In another embodiment, the organic precursor gas is TDEAT. It should be understood, however, that the organic precursor gas can be any chemical species as long as the chemical species can react with ammonia within the controlled environment of the MOCVD chamber 204 to form a TiN layer with the required thickness for the particular application.
  • the MOCVD chamber 204 is configured to operate at a temperature setting of between about 300° C. and about 500° C. In another embodiment, the MOCVD chamber 204 is configured to operate at a temperature setting of between about 350° C. and about 450° C. It should be appreciated, however, that the MOCVD chamber 204 may be configured to operate at any temperature setting as long as the MOCVD deposition process can deposit a substantially uniform first layer of TiN onto the surface of the Ti layer with the required thickness for the particular application.
  • the MOCVD chamber 204 is configured to operate with a chamber pressure setting of between about 1 Torr and about 2 Torr. In another embodiment, the MOCVD chamber 204 is configured to be operated with a chamber pressure setting of about 1.5 Torr. It should be appreciated, however, that the MOCVD chamber 204 may be configured to operate with any pressure setting as long as the MOCVD deposition process can deposit a substantially uniform first layer of TiN onto the surface of the Ti layer with the required thickness for the particular application.
  • the MOCVD chamber 204 uses a plasma source that operates in a RF mode with a power setting of about 750 Watts to strike the plasma in the chamber. It should be appreciated, however, that the plasma source can be operated with any power setting as long as the quantity of plasma generated by the plasma source results in the deposition of a first layer of TiN onto the surface of the Ti layer with the required thickness for the particular application.
  • the thermal CVD chamber 206 is configured to deposit a second layer of TiN with a thickness of between about 10 ⁇ and about 750 ⁇ onto the surface of the first layer of TiN.
  • TiCl 4 titanium tetrachloride
  • ammonia ammonia are supplied into the thermal CVD chamber 206 .
  • the chamber 206 is then heated to a set temperature to initiate a reaction between the TiCl 4 gas and the ammonia gas to produce TiN that is deposited onto the first layer of TiN to form the second layer of TiN.
  • the thermal CVD chamber 206 is configured to operate at a temperature setting of between about 500° C. and about 1000° C. In another embodiment, the thermal CVD chamber 206 is configured to operate at a temperature setting of between about 550° C. and about 700° C. It should be appreciated, however, that the thermal CVD chamber 206 may be configured to operate at any temperature setting as long as the thermal CVD deposition process can deposit a substantially uniform second layer of TiN onto the surface of the first layer of TiN with the required thickness for the particular application.
  • the thermal CVD chamber 206 is configured to operate with a chamber pressure setting of between about 0.1 Torr and about 20 Torr. In another embodiment, the thermal CVD chamber 206 is configured to be operated with a chamber pressure setting of between about 0.5 Torr and about 10 Torr. It should be appreciated, however, that the thermal CVD chamber 206 may be configured to operate with any pressure setting as long as the thermal CVD deposition process can deposit a substantially uniform second layer of TiN onto the surface of the first layer of TiN with the required thickness for the particular application.
  • FIG. 3A is a flowchart of a method to form a new contact barrier layer onto a semiconductor substrate, in accordance with one embodiment. Diagrams depicting the cross-sectional layout of the contact barrier layer and the system utilized in this method are shown in FIGS. 1 and 2 , respectively.
  • Method 300 begins with operation 302 where a layer of titanium is deposited onto the surface of a semiconductor substrate using an IMP physical vapor deposition process.
  • the layer of Ti has a thickness of about 10 ⁇ and about 1000 ⁇ .
  • the thickness of the Ti layer is between about 50 ⁇ and about 750 ⁇ .
  • the thickness of the Ti layer is between about 100 ⁇ and about 450 ⁇ . It should be appreciated, however, that the Ti layer can be formed to any thickness as long as the Ti layer does not impair the function or reliability of the IC components defined on the semiconductor substrate.
  • Method 300 moves on to operation 304 where a first layer of TiN is deposited onto the surface of the Ti layer using a MOCVD process.
  • the thickness of the first TiN layer is between about 1 ⁇ and about 100 ⁇ . In another embodiment, the thickness of the first TiN layer is between about 5 ⁇ and about 50 ⁇ . In still another embodiment, the thickness of the first TiN layer is between about 10 ⁇ and about 25 ⁇ . It should be understood, however, that the first TiN layer can be formed to any thickness as long as the first TiN layer does not impair the function or reliability of the IC components defined on the semiconductor substrate.
  • Method 300 continues on to operation 306 where a second layer of TiN is deposited onto the surface of the first TiN layer using a thermal CVD process.
  • the thickness of the second TiN layer is between about 10 ⁇ and about 750 ⁇ .
  • the thickness of the second TiN layer is between about 25 ⁇ and about 500 ⁇ .
  • the thickness of the second TiN layer is between about 50 ⁇ and about 300 ⁇ . It should be understood, however, that the second TiN layer can be formed to any thickness as long as the second TiN layer does not impair the function or reliability of the IC components (e.g., metal interconnects, etc.) defined on the semiconductor substrate.
  • FIG. 3B is a flowchart detailing the operation of the IMP physical vapor deposition chamber to form a layer of Ti on a semiconductor substrate, in accordance with one embodiment.
  • Method 307 begins with operation 308 where gaseous ions are generated in the IMP chamber.
  • the gaseous ions are comprised of argon gas ions. It should be appreciated, however, that other elemental ion species may also be utilized as long as the chosen elemental ion can be imparted with enough momentum to sputter sufficient quantities of Ti atoms from the Ti target plate during the IMP deposition process for the particular application.
  • the method 307 proceeds to operation 310 where the gaseous ions are accelerated towards a titanium target.
  • a cathode electrode placed substantially behind the Ti target plate operates to supply the attractive forces to accelerate the gaseous ions.
  • the velocity of the gaseous ions can be controlled by adjusting the voltage and polarity of the electrode plate.
  • the method 307 continues on to operation 312 where the accelerated gaseous ions are used to sputter (i.e., dislodge) Ti atoms from the Ti target plate.
  • the gaseous ions are accelerated with a cathode electrode to reach a final velocity that is sufficient to sputter Ti atoms from the Ti target plate.
  • the method 307 moves on to operation 314 where the Ti atoms are ionized using a plasma.
  • the plasma is struck using a plasma source that operates in a RF mode with a power setting of between about 2000 W and about 4000 W to strike the plasma in the chamber.
  • the plasma is struck using a plasma source that operates in a DC mode with a power setting of between about 2000 W and about 4000 W to strike the plasma in the chamber. It should be understood, however, that the plasma can be struck using a plasma source that is operated in any mode as long as the plasma source can be used to strike a quantity of plasma that is sufficient for the particular application.
  • Method 307 progresses on to operation 316 where the ionized Ti atoms are deposited onto the semiconductor substrate to form the Ti layer. The thickness range for the Ti layer is described above.
  • FIG. 3C is a flowchart detailing the operation of the MOCVD chamber to form a first layer of TiN on the surface of a Ti layer, in accordance with one embodiment.
  • Diagrams depicting the cross-sectional layout of the contact barrier layer and the system utilized in this method are shown in FIGS. 1 and 2 , respectively.
  • Method 317 begins with operation 318 where a gaseous metal organic precursor compound and ammonia are supplied to the MOCVD chamber holding the semiconductor substrate.
  • the organic precursor compound is TDMAT. In another embodiment, the organic precursor compound is TDEAT. It should be understood, however, that the organic precursor compound can be any chemical species as long as the chemical species can react with ammonia within the controlled environment of the MOCVD chamber to form a TiN layer with the required thickness for the particular application.
  • the method 317 proceeds to operation 320 where the gaseous metal organic precursor compound is reacted with ammonia to produce TiN.
  • the TiN is deposited onto the surface of the Ti layer to form the first layer of TiN.
  • the thickness of the first Ti layer formed is a function of the concentration of organic precursor compound and ammonia gas introduced into the MOCVD chamber.
  • the method continues on to operation 324 where a gas mixture and a quantity of plasma is supplied to the reaction chamber to remove impurities from the first TiN layer.
  • the gas mixture is a hydrogen/nitrogen gas mixture.
  • the MOCVD chamber uses a plasma source that operates in a RF mode with a power setting of about 750 Watts to strike the plasma in the chamber. It should be appreciated, however, that the plasma source can be operated with any power setting as long as the quantity of plasma generated by the plasma source is sufficient to substantially remove any undesired impurities bound to the first TiN layer.
  • FIG. 3D is a flowchart detailing the operation of the thermal CVD chamber to form a second layer of TiN on the surface of a first TiN layer, in accordance with one embodiment. Diagrams depicting the cross-sectional layout of the contact barrier layer and the system utilized in this method are shown in FIGS. 1 and 2 , respectively. Method 325 begins with operation 326 where TiCl 4 and ammonia gas is supplied to the reaction chamber holding the semiconductor substrate.
  • the method 325 proceeds to operation 328 where the reaction chamber is heated to a set temperature.
  • the reaction chamber is configured to operate at a temperature setting of between about 500° C. and about 1000° C.
  • the reaction chamber is configured to operate at a temperature setting of between about 550° C. and about 700° C. It should be appreciated, however, that the reaction chamber may be configured to operate at any temperature setting as long as the thermal CVD deposition process can deposit a substantially uniform second layer of TiN onto the surface of the first layer of TiN with the required thickness for the particular application.
  • the method continues on to operation 330 where the TiCI 4 is reacted with ammonia to produce TiN.
  • the method 325 moves on to operation 332 where the TiN is deposited onto the first layer of TiN to form a second layer of TiN.

Abstract

A method for depositing a barrier layer onto a substrate is disclosed. A layer of titanium (Ti) is deposited onto the substrate using an ionized metal plasma physical vapor deposition process, wherein the layer of Ti has a thickness of between about 10 angstroms (Å) and about 1000 Å. A first layer of titanium nitride (TiN) is deposited onto the layer of Ti using a metal organic chemical vapor deposition process, wherein the first layer of TiN has a thickness of between about 1 Å and about 100 Å. A second layer of TiN is deposited onto the first layer of TiN using a thermal chemical vapor deposition process, wherein the second layer of TiN has a thickness of between about 10 Å and about 750 Å.

Description

    BACKGROUND
  • I. Field of the Invention
  • The embodiments disclosed in this application generally relate to processes for depositing a contact barrier layer on an integrated circuit (IC) substrate.
  • 2. Background of the Invention
  • In the formation of integrated circuit structures, an insulating layer is formed over active devices, or over a patterned underlying metal interconnect layer, and vertical openings are then formed through this insulating layer to provide electrical communication from the upper surface of the insulating layer to the underlying active device or electrical interconnect. Such openings are then filled with an electrically conductive material to provide electrical connection between the underlying elements and conductive materials, such as a metal interconnect, subsequently formed on the surface of the insulating material. In the fabrication of both horizontal and vertical interconnects, barrier layers are typically deposited over the patterned surface of a substrate to provide a barrier to prevent diffusion between adjacent materials.
  • Conventional barrier layers include materials such as titanium nitride (TiN), tantalum nitride (TaN) and tungsten nitride (TuN). The materials are deposited using processes such as physical vapor deposition (PVD) (e.g., ionized metal plasma PVD, sputtering, etc.) and chemical vapor deposition (CVD) (e.g., plasma enhanced CVD, metal-organic CVD, etc.). TiN layers, in particular, have been widely employed in semiconductor manufacturing as a “diffusion barrier” layer; that is, it is placed between two metal or semiconductor layers to prevent intermixing and undesired interactions, while still permitting electrical current to flow. TiN is a hard, dense, refractory material with unusually high electrical conductivity. Ideally, the processes that are used to deposit the TiN barrier layer will not impact the reliability of the resulting IC formed and generate a high reactive sticking coefficient (Rc) for TiN to the silicon (Si) substrate.
  • Conventional methods for depositing TiN have been shown to adversely impact the reliability of the resulting ICs formed. This is due to a variety of factors including: impurities resulting from the deposition processes themselves, and cross reactions between the non-TiN material layers on the Si substrate and byproducts from the deposition processes. Additionally, the low to moderate Rc of these traditional processes do not always result in uniform TiN layers being deposited across the Si substrate surfaces.
  • SUMMARY
  • Methods and systems for depositing a contact barrier layer onto a substrate are disclosed.
  • In one aspect, a system for depositing a barrier layer onto a substrate is disclosed. The system includes an ionized metal plasma chamber, a metal organic chemical vapor deposition chamber, and a thermal chemical vapor deposition chamber. The ionized metal plasma chamber is configured to deposit a layer of titanium (Ti) onto the substrate. The metal organic chemical vapor deposition chamber is operatively interfaced with the ionized metal plasma chamber and is configured to deposit a first layer of TiN onto the layer of Ti. The thermal chemical vapor deposition chamber is operatively interfaced with the metal organic chemical vapor deposition chamber and is configured to deposit a second layer of TiN onto the first layer of TiN.
  • In a different aspect, a method for depositing a barrier layer onto a substrate is disclosed. A layer of titanium (Ti) is deposited onto the substrate using an ionized metal plasma (IMP) physical vapor deposition process. The IMP process includes: generating gaseous ions, accelerating the gaseous ions towards a titanium target, sputtering the titanium atoms from the titanium target with the gaseous ions, ionizing the titanium atoms using a plasma, and depositing the ionized titanium atoms onto the substrate to form the layer of Ti. A first layer of titanium nitride (TiN) is deposited onto the layer of Ti using a metal organic chemical vapor deposition (MOCVD) process. A second layer of TiN is deposited onto the first layer of TiN using a thermal chemical vapor deposition process.
  • In a further aspect, a method for depositing a barrier layer onto a substrate is disclosed. A layer of titanium (Ti) is deposited onto the substrate using an ionized metal plasma (IMP) physical vapor deposition process. A first layer of titanium nitride (TiN) is deposited onto the Ti layer using a MOCVD process. The MOCVD process includes: supplying a gaseous metal organic precursor compound and ammonia to the reaction chamber holding the substrate, reacting the gaseous metal organic precursor compound with ammonia to produce TiN, depositing TiN onto the layer of Ti to form the first layer of TiN, and supplying a gas mixture and a quantity of plasma to the reaction chamber to remove impurities from the first layer of TiN. A second layer of TiN is deposited onto the first layer of TiN using a thermal chemical vapor deposition process.
  • In another aspect, a method for depositing a barrier layer onto a substrate is disclosed. A layer of titanium (Ti) is deposited onto the substrate using an IMP physical vapor deposition process. A first layer of titanium nitride (TiN) is deposited onto the Ti layer using a MOCVD process. A second layer of TiN is deposited onto the first layer of TiN using a thermal chemical vapor deposition (CVD) process. The thermal CVD process includes: supplying titanium tetrachloride (TiCl4) gas and ammonia to a reaction chamber holding the substrate, heating the reaction chamber to a set temperature, reacting the TiCl4 gas with ammonia to produce TiN, and depositing TiN onto the first layer of TiN to form the second layer of TiN.
  • In still another aspect, a method for depositing a barrier layer onto a substrate is disclosed. A layer of titanium (Ti) is deposited onto the substrate using an ionized metal plasma physical vapor deposition process, wherein the layer of Ti has a thickness of between about 10 angstroms (Å) and about 1000 Å. A first layer of titanium nitride (TiN) is deposited onto the layer of Ti using a metal organic chemical vapor deposition process, wherein the first layer of TiN has a thickness of between about 1 Å and about 100 Å. A second layer of TiN is deposited onto the first layer of TiN using a thermal chemical vapor deposition process, wherein the second layer of TiN has a thickness of between about 10 Å and about 750 Å.
  • These and other features, aspects, and embodiments of the invention are described below in the section entitled “Detailed Description.”
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • For a more complete understanding of the principles disclosure herein, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
  • FIG. 1 is a cross-sectional illustration of the various sub-layers of material that form a barrier layer over a semiconductor substrate, in accordance with one embodiment.
  • FIG. 2 is a top level illustration of a system for depositing a “mixed type” contact barrier layer onto a semiconductor substrate, in accordance with one embodiment.
  • FIG. 3A is a flowchart of a method to form a new contact barrier layer onto a semiconductor substrate, in accordance with one embodiment.
  • FIG. 3B is a flowchart detailing the operation of the ionized metal plasma (IMP) physical vapor deposition chamber to form a layer of Ti on a semiconductor substrate, in accordance with one embodiment.
  • FIG. 3C is a flowchart detailing the operation of the metal organic chemical vapor deposition (MOCVD) chamber to form a first layer of TiN on the surface of a Ti layer, in accordance with one embodiment.
  • FIG. 3D is a flowchart detailing the operation of the thermal chemical vapor deposition (CVD) chamber to form a second layer of TiN on the surface of a first TiN layer, in accordance with one embodiment.
  • DETAILED DESCRIPTION
  • An invention is described for methods and systems for depositing a contact barrier layer onto a substrate. It will be obvious, however, that the embodiments described can be practiced without some or all of these specific details. In other instances, well known process operations have not been described in detail in order not to unnecessarily obscure the present embodiments.
  • As used herein, an ion is a charged chemical species that is created electrically neutral and achieve their status as an ion by loss (or addition) of an electron. The process of converting into ions and the state of being ionized is termed ionization. A plasma is typically an ionized gas that is created and sustained by applying a voltage between two electrodes. In one embodiment, the plasma is created by applying a radio frequency (RF) voltage. In another embodiment, the plasma is created by applying a direct current (DC) voltage. In still another embodiment, the plasma is created by applying an alternating current (AC) voltage. It should be understood, however, that a plasma can conceivably be created using any conventional applied voltage method available as long as the voltage is sufficient to ionize the targeted chemical species.
  • A semiconductor substrate can be made of any silicon-based material. In one embodiment, the substrate is a semiconductor wafer, which is a thin slice of semiconductor material, such as a silicon (Si) crystal, upon which microcircuits are constructed by diffusion and deposition of various materials. In this document, the terms integrated circuit (IC) substrate, semiconductor substrate and semiconductor wafer are used inter-changeably.
  • FIG. 1 is a cross-sectional illustration of the various sub-layers of material that form a barrier layer over a semiconductor substrate, in accordance with one embodiment. As depicted herein, the barrier layer 100 is comprised of overlapping layers of materials including silicon 108, a titanium layer 106, a first layer of titanium nitride 104 and a second layer of titanium nitride 102. In one embodiment, the thickness of the titanium (Ti) layer 106 is between about 10 angstroms (Å) and about 1000 Å. In another embodiment, the thickness of the Ti layer 106 is between about 50 Å and about 750 Å. In still another embodiment, the thickness of the Ti layer 106 is between about 100 Å and about 450 Å. It should be appreciated, however, that the Ti layer 106 can be formed to any thickness as long as the Ti layer 106 does not impair the function or reliability of the IC components defined on the semiconductor substrate. In one embodiment, the Ti layer 106 is formed using an ionized metal plasma (IMP) deposition process.
  • In one embodiment, the thickness of the first titanium nitride (TiN) layer 104 is between about 1 Å and about 100 Å. In another embodiment, the thickness of the first TiN layer 104 is between about 5 Å and about 50 Å. In still another embodiment, the thickness of the first TiN layer 104 is between about 10 Å and about 25 Å. It should be understood, however, that the first TiN layer 104 can be formed to any thickness as long as the first TiN layer 104 does not impair the function or reliability of the IC components defined on the semiconductor substrate.
  • In one embodiment, the thickness of the second TiN layer 102 is between about 10 Å and about 750 Å. In another embodiment, the thickness of the second TiN layer 102 is between about 25 Å and about 500 Å. In still another embodiment, the thickness of the second TiN layer 102 is between about 50 Å and about 300 Å. It should be appreciated, however, that the second TiN layer 102 can be formed to any thickness as long as the second TiN layer 102 does not impair the function or reliability of the IC components (e.g., metal interconnects, etc.) defined on the semiconductor substrate. The primary difference between the first TiN layer 104 and the second TiN 102 is in the deposition process utilized to form the layers. For example, in one embodiment, the first TiN layer 104 is formed using a metal organic chemical vapor deposition (MOCVD) process and the second TiN layer 102 is formed using a thermal CVD process with TiCl4.
  • There are several inherent advantages to forming a contact barrier layer 100 onto a semiconductor substrate with the above described “mixed type” processes (i.e., ionized metal plasma deposition, MOCVD, and thermal CVD), materials (i.e., Ti and TiN), and structural features (i.e., Ti/TiN/TiN). One advantage is increased reliability in the resulting IC devices that are produced from the semiconductor substrate. Depositing a Ti layer 106 onto the Si 108 surface of the semiconductor substrate using the ionized plasma deposition process instead of the other more conventional methods (i.e., plasma enhanced chemical vapor deposition using TiCl4) results in a better sticking coefficient (Rc) for Ti 106 onto the Si 108 surface. This is primarily the result of the ionized plasma deposition process being less sensitive (i.e., reactive) to the Si 108 surfaces of the semiconductor substrate than the plasma enhanced chemical vapor deposition process using TiCl4.
  • Further, forming a TiN layer using the MOCVD process alone results in a TiN layer with a high level of impurities are difficult to process out in later processing steps. This is primarily due to reactive byproducts formed from the precursor compounds, such as tetrakis dimethylamino titanium (TDMAT) or tetrakis diethylamido titanium (TDEAT), used in the MOCVD TiN process. Forming a TiN layer using the thermal CVD with TiCI4 process alone results in corrosive byproducts (i.e., HCl) that can etch and damage the metal disconnects defined on the semiconductor substrate or result in particulate contamination to be deposited on the substrate surface. By using a “mixed process” to deposit the Ti/TiN layers onto the semiconductor substrate, all the process issues described above are essentially traversed.
  • FIG. 2 is a top level illustration of a system for depositing a “mixed type” contact barrier layer onto a semiconductor substrate, in accordance with one embodiment. In this illustration, the system 200 includes an IMP chamber 202, a MOCVD chamber 204, and a thermal chemical vapor deposition (CVD) chamber 206. In one embodiment, the chambers are all configured to be operatively interfaced with each other such that a semiconductor substrate may be passed from one chamber to another during the barrier layer deposition process. When a new contact barrier layer is formed, the semiconductor substrate is sequentially processed by each of the process chambers depicted herein using the process operating parameters summarized in Table 1 below.
  • TABLE 1
    Ionized Metal Plasma Deposition
    Plasma Power Setting: DC power ~2000–4000 W;
    RF power ~2000–4000 W
    Temperature Setting: ~100–200° C.
    Chamber Pressure Setting: ~10–30 mTorr
    Barrier Layer Precursor(s): Ti target plate
    Metal Organic Chemical Vapor Deposition
    Plasma Power Setting: RF power ~750 W
    Temperature Setting: ~350–450° C.
    Chamber Pressure Setting: ~1.5 Torr
    Barrier Layer Precursor(s): TDMAT, TDEAT, NH3, etc.
    Thermal Chemical Vapor Deposition
    Plasma Power Setting: N/A
    Temperature Setting: ~550–700° C.
    Chamber Pressure Setting: ~0.5–10 Torr
    Barrier Layer Precursor(s): TiCl4, NH3, etc.
  • The IMP chamber 202 is configured to deposit a layer of Ti with a thickness of between about 10 Å and about 1000 Å onto the surface of the semiconductor substrate. In one embodiment, the set-up of an IMP chamber 202 includes a Ti target plate, a plasma source, a pair of electrode plates (cathode and anode), heating element, and a wafer chuck to hold the semiconductor substrate. It should be appreciated, that the IMP chamber 202 set-up configuration described above is to be used for illustrative purposes only and is not mean to limit the possible configurations for the IMP chamber 202 in any way. In practice, the IMP chamber 202 may include different components or elements than those described above depending on the needs of the particular application. During a typical Ti deposition operation, charged Argon (Ar) gas ions are accelerated towards the Ti target plate placed substantially over the semiconductor substrate surface to be layered with the Ti layer. The Ar gas ions are accelerated by with sufficient velocity to dislodge (i.e., sputter) Ti atoms from the Ti target plate using the cathode electrode placed substantially behind the Ti target plate. Ti atoms are sputtered due to the impact momentum of the impinging Ar gas ions and their interaction with the Ti target plate material structure or lattice. Once dislodged, the Ti atoms are ionized by the plasma source and then deposited on the Si surface of the semiconductor substrate.
  • Argon is the typical elemental ion species used to sputter the Ti atoms off of the Ti target plate. However, it should be understood that other elemental ion species may also be utilized as long as the chosen elemental ion can be imparted with enough momentum to sputter sufficient quantities of Ti atoms from the Ti target plate during the IMP deposition process for the particular application.
  • In one embodiment, the IMP chamber 202 is configured to operate at a temperature setting of between about 75 Celsius (° C.) and about 300° C. In another embodiment, the IMP chamber 202 is configured to operate at a temperature setting of between about 100° C. and about 200° C. It should be appreciated, however, that the IMP chamber 202 may be configured to operate at any temperature setting as long as the IMP deposition process can deposit a substantially uniform layer of Ti onto the surface of the semiconductor substrate with the required thickness for the particular application.
  • In one embodiment, the IMP chamber 202 is configured to operate with a chamber pressure setting of between about 5 millitorr (mTorr) and about 50 mTorr. In another embodiment, the IMP chamber 202 is configured to be operated with a chamber pressure setting of between about 10 mTorr and about 30 mTorr. It should be appreciated, however, that the IMP chamber 202 may be configured to operate with any pressure setting as long as the IMP deposition process can deposit a substantially uniform layer of Ti on the surface of the semiconductor substrate with the required thickness for the particular application.
  • In one embodiment, the IMP chamber 202 uses a plasma source that operates in a RF mode with a power setting of between about 2000 Watts (W) and about 4000 W to strike the plasma in the chamber. In another embodiment, the IMP chamber 202 uses a plasma source that operates in a DC mode with a power setting of between about 2000 W and about 4000 W to strike the plasma in the chamber 202. It should be understood, however, that the plasma source can be operated in any type of mode as long as the plasma source can be used to strike a quantity of plasma that is sufficient for the particular application.
  • In one embodiment, the plasma source is an inductively coupled plasma (ICP) source. In another embodiment the plasma source is a capacitative plasma source. In still another embodiment, plasma source is a magnetronic plasma source. It should be appreciated, however, that any type of plasma source may be used as long as the source can be configured to strike a quantity of plasma that is sufficient for the particular application.
  • Continuing with FIG. 2, the MOCVD chamber 204 is configured to deposit a first layer of TiN with a thickness of between about 1 Å and about 100 Å onto the surface of the Ti layer. In one embodiment, the set-up of the chamber 204 includes a plasma source, a vacuum pump, a gas injection unit, a heating element, and a wafer chuck to hold the semiconductor substrate. It should be appreciated, that the MOCVD chamber 204 set-up configuration described above is to be used for illustrative purposes only and is not mean to limit the possible configurations for the MOCVD chamber 204 in any way. In practice, the MOCVD chamber 204 may include different components or elements than those described above depending on the needs of the particular application. During the typical operation of the MOCVD chamber 204 to deposit a TiN layer onto a Ti layer, an organic precursor gas and ammonia (NH3) gas is supplied through the gas injection unit into the chamber 204. The organic precursor gas and ammonia gas react to form TiN molecules that are deposited on the surface of the semiconductor substrate to form the first layer of TiN molecules. As the TiN formed by the MOCVD process typically contains impurities, the TiN layer is treated with a hydrogen/nitrogen cleaning gas mixture and a quantity of plasma to remove the impurities.
  • In one embodiment, the organic precursor gas is TDMAT. In another embodiment, the organic precursor gas is TDEAT. It should be understood, however, that the organic precursor gas can be any chemical species as long as the chemical species can react with ammonia within the controlled environment of the MOCVD chamber 204 to form a TiN layer with the required thickness for the particular application.
  • In one embodiment, the MOCVD chamber 204 is configured to operate at a temperature setting of between about 300° C. and about 500° C. In another embodiment, the MOCVD chamber 204 is configured to operate at a temperature setting of between about 350° C. and about 450° C. It should be appreciated, however, that the MOCVD chamber 204 may be configured to operate at any temperature setting as long as the MOCVD deposition process can deposit a substantially uniform first layer of TiN onto the surface of the Ti layer with the required thickness for the particular application.
  • In one embodiment, the MOCVD chamber 204 is configured to operate with a chamber pressure setting of between about 1 Torr and about 2 Torr. In another embodiment, the MOCVD chamber 204 is configured to be operated with a chamber pressure setting of about 1.5 Torr. It should be appreciated, however, that the MOCVD chamber 204 may be configured to operate with any pressure setting as long as the MOCVD deposition process can deposit a substantially uniform first layer of TiN onto the surface of the Ti layer with the required thickness for the particular application.
  • In one embodiment, the MOCVD chamber 204 uses a plasma source that operates in a RF mode with a power setting of about 750 Watts to strike the plasma in the chamber. It should be appreciated, however, that the plasma source can be operated with any power setting as long as the quantity of plasma generated by the plasma source results in the deposition of a first layer of TiN onto the surface of the Ti layer with the required thickness for the particular application.
  • Still with FIG. 2, the thermal CVD chamber 206 is configured to deposit a second layer of TiN with a thickness of between about 10 Å and about 750 Å onto the surface of the first layer of TiN. During a typical operation of the thermal CVD chamber 206 to deposit the second layer of TiN onto a first layer of TiN, titanium tetrachloride (TiCl4) gas and ammonia are supplied into the thermal CVD chamber 206. The chamber 206 is then heated to a set temperature to initiate a reaction between the TiCl4 gas and the ammonia gas to produce TiN that is deposited onto the first layer of TiN to form the second layer of TiN.
  • In one embodiment, the thermal CVD chamber 206 is configured to operate at a temperature setting of between about 500° C. and about 1000° C. In another embodiment, the thermal CVD chamber 206 is configured to operate at a temperature setting of between about 550° C. and about 700° C. It should be appreciated, however, that the thermal CVD chamber 206 may be configured to operate at any temperature setting as long as the thermal CVD deposition process can deposit a substantially uniform second layer of TiN onto the surface of the first layer of TiN with the required thickness for the particular application.
  • In one embodiment, the thermal CVD chamber 206 is configured to operate with a chamber pressure setting of between about 0.1 Torr and about 20 Torr. In another embodiment, the thermal CVD chamber 206 is configured to be operated with a chamber pressure setting of between about 0.5 Torr and about 10 Torr. It should be appreciated, however, that the thermal CVD chamber 206 may be configured to operate with any pressure setting as long as the thermal CVD deposition process can deposit a substantially uniform second layer of TiN onto the surface of the first layer of TiN with the required thickness for the particular application.
  • FIG. 3A is a flowchart of a method to form a new contact barrier layer onto a semiconductor substrate, in accordance with one embodiment. Diagrams depicting the cross-sectional layout of the contact barrier layer and the system utilized in this method are shown in FIGS. 1 and 2, respectively. Method 300 begins with operation 302 where a layer of titanium is deposited onto the surface of a semiconductor substrate using an IMP physical vapor deposition process. In one embodiment, the layer of Ti has a thickness of about 10 Å and about 1000 Å. In another embodiment, the thickness of the Ti layer is between about 50 Å and about 750 Å. In still another embodiment, the thickness of the Ti layer is between about 100 Å and about 450 Å. It should be appreciated, however, that the Ti layer can be formed to any thickness as long as the Ti layer does not impair the function or reliability of the IC components defined on the semiconductor substrate.
  • Method 300 moves on to operation 304 where a first layer of TiN is deposited onto the surface of the Ti layer using a MOCVD process. In one embodiment, the thickness of the first TiN layer is between about 1 Å and about 100 Å. In another embodiment, the thickness of the first TiN layer is between about 5 Å and about 50 Å. In still another embodiment, the thickness of the first TiN layer is between about 10 Å and about 25 Å. It should be understood, however, that the first TiN layer can be formed to any thickness as long as the first TiN layer does not impair the function or reliability of the IC components defined on the semiconductor substrate.
  • Method 300 continues on to operation 306 where a second layer of TiN is deposited onto the surface of the first TiN layer using a thermal CVD process. In one embodiment, the thickness of the second TiN layer is between about 10 Å and about 750 Å. In another embodiment, the thickness of the second TiN layer is between about 25 Å and about 500 Å. In still another embodiment, the thickness of the second TiN layer is between about 50 Å and about 300 Å. It should be understood, however, that the second TiN layer can be formed to any thickness as long as the second TiN layer does not impair the function or reliability of the IC components (e.g., metal interconnects, etc.) defined on the semiconductor substrate.
  • FIG. 3B is a flowchart detailing the operation of the IMP physical vapor deposition chamber to form a layer of Ti on a semiconductor substrate, in accordance with one embodiment. Method 307 begins with operation 308 where gaseous ions are generated in the IMP chamber. In one embodiment, the gaseous ions are comprised of argon gas ions. It should be appreciated, however, that other elemental ion species may also be utilized as long as the chosen elemental ion can be imparted with enough momentum to sputter sufficient quantities of Ti atoms from the Ti target plate during the IMP deposition process for the particular application.
  • The method 307 proceeds to operation 310 where the gaseous ions are accelerated towards a titanium target. A cathode electrode placed substantially behind the Ti target plate operates to supply the attractive forces to accelerate the gaseous ions. Thus, the velocity of the gaseous ions can be controlled by adjusting the voltage and polarity of the electrode plate.
  • The method 307 continues on to operation 312 where the accelerated gaseous ions are used to sputter (i.e., dislodge) Ti atoms from the Ti target plate. As discussed above, the gaseous ions are accelerated with a cathode electrode to reach a final velocity that is sufficient to sputter Ti atoms from the Ti target plate.
  • The method 307 moves on to operation 314 where the Ti atoms are ionized using a plasma. In one embodiment, the plasma is struck using a plasma source that operates in a RF mode with a power setting of between about 2000 W and about 4000 W to strike the plasma in the chamber. In another embodiment, the plasma is struck using a plasma source that operates in a DC mode with a power setting of between about 2000 W and about 4000 W to strike the plasma in the chamber. It should be understood, however, that the plasma can be struck using a plasma source that is operated in any mode as long as the plasma source can be used to strike a quantity of plasma that is sufficient for the particular application. Method 307 progresses on to operation 316 where the ionized Ti atoms are deposited onto the semiconductor substrate to form the Ti layer. The thickness range for the Ti layer is described above.
  • FIG. 3C is a flowchart detailing the operation of the MOCVD chamber to form a first layer of TiN on the surface of a Ti layer, in accordance with one embodiment. Diagrams depicting the cross-sectional layout of the contact barrier layer and the system utilized in this method are shown in FIGS. 1 and 2, respectively. Method 317 begins with operation 318 where a gaseous metal organic precursor compound and ammonia are supplied to the MOCVD chamber holding the semiconductor substrate.
  • In one embodiment, the organic precursor compound is TDMAT. In another embodiment, the organic precursor compound is TDEAT. It should be understood, however, that the organic precursor compound can be any chemical species as long as the chemical species can react with ammonia within the controlled environment of the MOCVD chamber to form a TiN layer with the required thickness for the particular application.
  • The method 317 proceeds to operation 320 where the gaseous metal organic precursor compound is reacted with ammonia to produce TiN. Moving on to operation 322, the TiN is deposited onto the surface of the Ti layer to form the first layer of TiN. The thickness of the first Ti layer formed is a function of the concentration of organic precursor compound and ammonia gas introduced into the MOCVD chamber.
  • The method continues on to operation 324 where a gas mixture and a quantity of plasma is supplied to the reaction chamber to remove impurities from the first TiN layer. In one embodiment, the gas mixture is a hydrogen/nitrogen gas mixture. In one embodiment, the MOCVD chamber uses a plasma source that operates in a RF mode with a power setting of about 750 Watts to strike the plasma in the chamber. It should be appreciated, however, that the plasma source can be operated with any power setting as long as the quantity of plasma generated by the plasma source is sufficient to substantially remove any undesired impurities bound to the first TiN layer.
  • FIG. 3D is a flowchart detailing the operation of the thermal CVD chamber to form a second layer of TiN on the surface of a first TiN layer, in accordance with one embodiment. Diagrams depicting the cross-sectional layout of the contact barrier layer and the system utilized in this method are shown in FIGS. 1 and 2, respectively. Method 325 begins with operation 326 where TiCl4 and ammonia gas is supplied to the reaction chamber holding the semiconductor substrate.
  • The method 325 proceeds to operation 328 where the reaction chamber is heated to a set temperature. In one embodiment, the reaction chamber is configured to operate at a temperature setting of between about 500° C. and about 1000° C. In another embodiment, the reaction chamber is configured to operate at a temperature setting of between about 550° C. and about 700° C. It should be appreciated, however, that the reaction chamber may be configured to operate at any temperature setting as long as the thermal CVD deposition process can deposit a substantially uniform second layer of TiN onto the surface of the first layer of TiN with the required thickness for the particular application.
  • Contemporaneous with the heating of the reaction chamber in operation 328, the method continues on to operation 330 where the TiCI4 is reacted with ammonia to produce TiN. After the TiN is produced, the method 325 moves on to operation 332 where the TiN is deposited onto the first layer of TiN to form a second layer of TiN.
  • Although a few embodiments of the present invention have been described in detail herein, it should be understood, by those of ordinary skill, that the present invention may be embodied in many other specific forms without departing from the spirit or scope of the invention. Therefore, the present examples and embodiments are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details provided therein, but may be modified and practiced within the scope of the appended claims.

Claims (34)

1. A method for depositing a barrier layer onto a substrate, comprising:
depositing a layer of titanium (Ti) onto the substrate using an ionized metal plasma (IMP) physical vapor deposition process, wherein the IMP physical vapor deposition process includes,
generating gaseous ions,
accelerating the gaseous ions towards a titanium target,
sputtering titanium atoms from the titanium target using the gaseous ions,
ionizing the titanium atoms using a plasma, and
depositing the ionized titanium atoms onto the substrate to form the layer of Ti;
depositing a first layer of titanium nitride (TiN) onto the layer of Ti using a metal organic chemical vapor deposition (MOCVD) process; and
depositing a second layer of TiN onto the first layer of TiN using a thermal chemical vapor deposition (CVD) process.
2. The method for depositing a barrier layer onto a substrate, as recited in claim 1, wherein the gaseous ions is argon.
3. The method for depositing a barrier layer onto a substrate, as recited in claim 1, wherein the gaseous ions is helium.
4. The method for depositing a barrier layer onto a substrate, as recited in claim 1, wherein the layer of Ti has a thickness of between about 100 Å and about 450 Å.
5. The method for depositing a barrier layer onto a substrate, as recited in claim 1, wherein the first layer of TiN has a thickness of between about 5 angstroms (Å) and about 50 Å.
6. The method for depositing a barrier layer onto a substrate, as recited in claim 1, wherein the second layer of TiN has a thickness of between about 50 Å and about 300 Å.
7. The method for depositing a barrier layer onto a substrate, as recited in claim 1, wherein the plasma is generated by a radio frequency (RF) plasma source.
8. The method for depositing a barrier layer onto a substrate, as recited in claim 7, wherein the RF plasma source is operated using a power setting of between about 2000 Watts (W) and about 4000 W.
9. The method for depositing a barrier layer onto a substrate, as recited in claim 1, wherein the plasma is generated by an inductively coupled plasma source.
10. The method for depositing a barrier layer onto a substrate, as recited in claim 9, wherein the inductively coupled plasma source is operated using a power setting of between about 2000 W and about 4000 W.
11. The method for depositing a barrier layer onto a substrate, as recited in claim 1, wherein the IMP physical vapor deposition process occurs under a temperature setting of between about 100 degrees Celcius (° C.) and about 200° C.
12. A method for depositing a barrier layer onto a substrate, comprising:
depositing a layer of titanium (Ti) onto the substrate using an ionized metal plasma (IMP) physical vapor deposition process;
depositing a first layer of titanium nitride (TiN) onto the layer of Ti using a metal organic chemical vapor deposition (MOCVD) process, wherein the MOCVD process includes,
supplying a gaseous metal organic precursor compound and ammonia (NH3) to a reaction chamber holding the substrate,
reacting the gaseous metal organic precursor compound with ammonia (NH3) to produce TiN,
depositing TiN onto the layer of Ti to form the first layer of TiN, and
supplying a gas mixture and a quantity of plasma to the reaction chamber to remove impurities from the first layer of TiN; and
depositing a second layer of TiN onto the first layer of TiN using a thermal chemical vapor deposition (CVD) process.
13. The method for depositing a barrier layer onto a substrate, as recited in claim 12, wherein the layer of Ti has a thickness of between about 100 Å and about 450 Å.
14. The method for depositing a barrier layer onto a substrate, as recited in claim 12, wherein the first layer of TiN has a thickness of between about 5 Å and about 50 Å.
15. The method for depositing a barrier layer onto a substrate, as recited in claim 12, wherein the second layer of TiN has a thickness of between about 50 Å and about 300 Å.
16. The method for depositing a barrier layer onto a substrate, as recited in claim 12, wherein the quantity of plasma is generated using a radio frequency (RF) plasma source.
17. The method for depositing a barrier layer onto a substrate, as recited in claim 16, wherein the RF plasma source is operated using a power setting about 750 W.
18. The method for depositing a barrier layer onto a substrate, as recited in claim 12, wherein the gaseous metal organic precursor compound is Tetrakis Dimethylamino Titanium (TDMAT).
19. The method for depositing a barrier layer onto a substrate, as recited in claim 12, wherein the gaseous metal organic precursor compound is Tetrakis Diethylamido Titanium (TDEAT).
20. The method for depositing a barrier layer onto a substrate, as recited in claim 12, wherein the MOCVD process occurs under a temperature setting of between about 350° C. and about 450° C.
21. The method for depositing a barrier layer onto a substrate, as recited in claim 12, wherein the gas mixture includes nitrogen (N2) gas and hydrogen (H2) gas.
22. A method for depositing a barrier layer onto a substrate, comprising:
depositing a layer of titanium (Ti) onto the substrate using an ionized metal plasma (IMP) physical vapor deposition process;
depositing a first layer of titanium nitride (TiN) onto the layer of Ti using a metal organic chemical vapor deposition (MOCVD) process; and
depositing a second layer of TiN onto the first layer of TiN using a thermal chemical vapor deposition process, wherein the thermal chemical vapor deposition (CVD) process includes,
supplying titanium tetrachloride (TiCl4) gas and ammonia (NH3) to a reaction chamber holding the substrate,
heating the reaction chamber to a set temperature,
reacting TiCl4 with NH3 to produce TiN, and
depositing TiN onto the first layer of TiN to form the second layer of TiN.
23. The method for depositing a barrier layer onto a substrate, as recited in claim 22, wherein the layer of Ti has a thickness of between about 100 Å and about 450 Å.
24. The method for depositing a barrier layer onto a substrate, as recited in claim 22, wherein the first layer of TiN has a thickness of between about 5 Å and about 50 Å.
25. The method for depositing a barrier layer onto a substrate, as recited in claim 22, wherein the second layer of TiN has a thickness of between about 50 Å and about 300 Å.
26. The method for depositing a barrier layer onto a substrate, as recited in claim 22, wherein the set temperature is between about 550° C. and about 700° C.
27. A system for depositing a barrier layer onto a substrate, comprising:
an ionized metal plasma (IMP) chamber configured to deposit a layer of Ti onto the substrate;
a metal organic chemical vapor deposition (MOCVD) chamber operatively interfaced with the IMP chamber and configured to deposit a first layer of TiN onto the layer of Ti; and
a thermal chemical vapor deposition (CVD) chamber operatively interfaced with the MOCVD chamber and configured to deposit a second layer of TiN onto the first layer of TiN.
28. The system for depositing a barrier layer onto a substrate, as recited in claim 27, wherein the layer of Ti has a thickness of between about 100 Å and about 450 Å.
29. The system for depositing a barrier layer onto a substrate, as recited in claim 27, wherein the first layer of TiN has a thickness of between about 5 angstroms Å and about 50 Å.
30. The system for depositing a barrier layer onto a substrate, as recited in claim 27, wherein the second layer of TiN has a thickness of between about 50 Å and about 300 Å.
31. The system for depositing a barrier layer onto a substrate, as recited in claim 27, wherein the ionized metal plasma chamber operates under a temperature setting of between about 100° C. and about 200° C.
32. The system for depositing a barrier layer onto a substrate, as recited in claim 27, wherein the MOCVD chamber operates under a temperature setting of between about 350° C. and about 450° C.
33. The system for depositing a barrier layer onto a substrate, as recited in claim 27, wherein the thermal chemical vapor deposition chamber operates under a temperature setting of between about 550° C. and about 700° C.
34. A method for depositing a barrier layer onto a substrate, comprising:
depositing a layer of titanium (Ti) onto the substrate using an ionized metal plasma (IMP) physical vapor deposition process, wherein the layer of Ti has a thickness of between about 10 Å and about 1000 Å;
depositing a first layer of titanium nitride (TiN) onto the layer of Ti using a metal organic chemical vapor deposition (MOCVD) process, wherein the first layer of TiN has a thickness of between about 1 Å and about 100 Å; and
depositing a second layer of TiN onto the first layer of TiN using a thermal chemical vapor deposition process, wherein the second layer of TiN has a thickness of between about 10 Å and about 750 Å.
US11/565,355 2006-11-30 2006-11-30 Contact barrier layer deposition process Abandoned US20080132060A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US11/565,355 US20080132060A1 (en) 2006-11-30 2006-11-30 Contact barrier layer deposition process
TW096108468A TWI354321B (en) 2006-11-30 2007-03-12 Method and system for depositing barrier layer ont
US11/950,319 US7846835B2 (en) 2006-11-30 2007-12-04 Contact barrier layer deposition process
US12/945,666 US20110056432A1 (en) 2006-11-30 2010-11-12 Contact barrier layer deposition process

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/565,355 US20080132060A1 (en) 2006-11-30 2006-11-30 Contact barrier layer deposition process

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/950,319 Continuation-In-Part US7846835B2 (en) 2006-11-30 2007-12-04 Contact barrier layer deposition process

Publications (1)

Publication Number Publication Date
US20080132060A1 true US20080132060A1 (en) 2008-06-05

Family

ID=39521635

Family Applications (3)

Application Number Title Priority Date Filing Date
US11/565,355 Abandoned US20080132060A1 (en) 2006-11-30 2006-11-30 Contact barrier layer deposition process
US11/950,319 Active 2026-12-11 US7846835B2 (en) 2006-11-30 2007-12-04 Contact barrier layer deposition process
US12/945,666 Abandoned US20110056432A1 (en) 2006-11-30 2010-11-12 Contact barrier layer deposition process

Family Applications After (2)

Application Number Title Priority Date Filing Date
US11/950,319 Active 2026-12-11 US7846835B2 (en) 2006-11-30 2007-12-04 Contact barrier layer deposition process
US12/945,666 Abandoned US20110056432A1 (en) 2006-11-30 2010-11-12 Contact barrier layer deposition process

Country Status (2)

Country Link
US (3) US20080132060A1 (en)
TW (1) TWI354321B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080132061A1 (en) * 2006-11-30 2008-06-05 Macronix International Co., Ltd. Contact barrier layer deposition process
US20100224706A1 (en) * 2009-03-05 2010-09-09 Denso Corporation Formation method of water repellent layer and injector having water repellent layer
US20100240214A1 (en) * 2009-03-20 2010-09-23 Nanya Technology Corp. Method of forming multi metal layers thin film on wafer
US20180174823A1 (en) * 2016-12-15 2018-06-21 Samsung Electronics Co., Ltd. Manufacturing method of gallium nitride substrate

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008311457A (en) * 2007-06-15 2008-12-25 Renesas Technology Corp Manufacturing method of semiconductor device
TWI421978B (en) * 2010-07-08 2014-01-01 Macronix Int Co Ltd Method for fabricating conductive lines
TWI497674B (en) * 2012-06-04 2015-08-21 Macronix Int Co Ltd Barrier stack structure and method for manufacturing the same
US10563304B2 (en) * 2017-04-07 2020-02-18 Applied Materials, Inc. Methods and apparatus for dynamically treating atomic layer deposition films in physical vapor deposition chambers
CN111378942A (en) * 2018-12-28 2020-07-07 芜湖美的厨卫电器制造有限公司 Anti-corrosion treatment process for metal surface, metal workpiece, electric heating pipe and electric water heater
US11251261B2 (en) * 2019-05-17 2022-02-15 Micron Technology, Inc. Forming a barrier material on an electrode

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5882165A (en) * 1986-12-19 1999-03-16 Applied Materials, Inc. Multiple chamber integrated process system
US6251758B1 (en) * 1994-11-14 2001-06-26 Applied Materials, Inc. Construction of a film on a semiconductor wafer
US5595784A (en) * 1995-08-01 1997-01-21 Kaim; Robert Titanium nitride and multilayers formed by chemical vapor deposition of titanium halides
US5895267A (en) * 1997-07-09 1999-04-20 Lsi Logic Corporation Method to obtain a low resistivity and conformity chemical vapor deposition titanium film
US5985759A (en) * 1998-02-24 1999-11-16 Applied Materials, Inc. Oxygen enhancement of ion metal plasma (IMP) sputter deposited barrier layers
US6319766B1 (en) * 2000-02-22 2001-11-20 Applied Materials, Inc. Method of tantalum nitride deposition by tantalum oxide densification
KR100564605B1 (en) * 2004-01-14 2006-03-28 삼성전자주식회사 Method for forming metal wiring layer of semiconductor device
KR100524197B1 (en) * 2003-04-29 2005-10-27 삼성전자주식회사 Single wafer type manufacturing device of semiconductor device and method of forming gate electrode and contact plug using the same
US20070248515A1 (en) * 2003-12-01 2007-10-25 Tompa Gary S System and Method for Forming Multi-Component Films
KR100707656B1 (en) * 2005-10-10 2007-04-13 동부일렉트로닉스 주식회사 Method for forming metal line and semiconductor device including the same
US20080132060A1 (en) * 2006-11-30 2008-06-05 Macronix International Co., Ltd. Contact barrier layer deposition process

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080132061A1 (en) * 2006-11-30 2008-06-05 Macronix International Co., Ltd. Contact barrier layer deposition process
US7846835B2 (en) * 2006-11-30 2010-12-07 Macronix International Co. Ltd. Contact barrier layer deposition process
US20110056432A1 (en) * 2006-11-30 2011-03-10 Macronix International Co., Ltd. Contact barrier layer deposition process
US20100224706A1 (en) * 2009-03-05 2010-09-09 Denso Corporation Formation method of water repellent layer and injector having water repellent layer
US8794548B2 (en) * 2009-03-05 2014-08-05 Denso Corporation Formation method of water repellent layer and injector having water repellent layer
US20100240214A1 (en) * 2009-03-20 2010-09-23 Nanya Technology Corp. Method of forming multi metal layers thin film on wafer
US20180174823A1 (en) * 2016-12-15 2018-06-21 Samsung Electronics Co., Ltd. Manufacturing method of gallium nitride substrate
US10600645B2 (en) * 2016-12-15 2020-03-24 Samsung Electronics Co., Ltd. Manufacturing method of gallium nitride substrate

Also Published As

Publication number Publication date
US20080132061A1 (en) 2008-06-05
US7846835B2 (en) 2010-12-07
TWI354321B (en) 2011-12-11
US20110056432A1 (en) 2011-03-10
TW200823971A (en) 2008-06-01

Similar Documents

Publication Publication Date Title
US7846835B2 (en) Contact barrier layer deposition process
US7026238B2 (en) Reliability barrier integration for Cu application
US6627056B2 (en) Method and apparatus for ionized plasma deposition
US6562715B1 (en) Barrier layer structure for copper metallization and method of forming the structure
JP5318562B2 (en) System and method for plasma accelerated atomic layer deposition
US6221792B1 (en) Metal and metal silicide nitridization in a high density, low pressure plasma reactor
JP5253149B2 (en) System and method for plasma accelerated atomic layer deposition
KR100462097B1 (en) A method of forming a titanium nitride film and the product prepared by said method
US8747964B2 (en) Ion-induced atomic layer deposition of tantalum
US20020114886A1 (en) Method of tisin deposition using a chemical vapor deposition process
US11417568B2 (en) Methods for selective deposition of tungsten atop a dielectric layer for bottom up gapfill
US6933021B2 (en) Method of TiSiN deposition using a chemical vapor deposition (CVD) process
US10714329B2 (en) Pre-clean for contacts
JPH09312297A (en) Plasma annealing of thin film
US7790604B2 (en) Krypton sputtering of thin tungsten layer for integrated circuits
EP0867941A2 (en) An interconnect structure for use in an intergrated circuit
US6635570B1 (en) PECVD and CVD processes for WNx deposition
US9257291B2 (en) Method for forming a silicide layer at the bottom of a hole and device for implementing said method
CN101266940A (en) Method and system for blocking layer sediment on underlay
CN115874154B (en) Semiconductor structure, chip, application thereof and film deposition method
JP2002134436A (en) Plasma processing apparatus, method thereof and plasma product
JP2004282084A (en) MOCVD SYSTEM OF Ti BASED BARRIER METAL THIN FILM USING TETRAX (METHYL ETHYL AMINO) TITANIUM ALONG WITH OCTANE

Legal Events

Date Code Title Description
AS Assignment

Owner name: MACRONIX INTERNATIONAL CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LUOH, TUUNG;SU, CHIN-TA;YANG, TA-HUNG;AND OTHERS;REEL/FRAME:018979/0685;SIGNING DATES FROM 20070125 TO 20070226

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION