US20080122104A1

US20080122104A1 - Damascene interconnect structure having air gaps between metal lines and method for fabricating the same

Info

Publication number: US20080122104A1
Application number: US11/998,030
Authority: US
Inventors: Shuo-Ting Yan
Original assignee: Innolux Display Corp
Current assignee: INNOLUS DISPLAY CROP; Innolux Corp
Priority date: 2006-11-27
Filing date: 2007-11-27
Publication date: 2008-05-29
Also published as: US8143109B2; TWI321819B; US20110086506A1; TW200824016A

Abstract

An exemplary damascene interconnect structure includes a substrate (20), a first dielectric layer (21) on the substrate, a plurality of trenches (27) formed in the first dielectric layer, and a plurality of metal lines (24) filled in the trenches. The first dielectric layer includes multi sub-dielectric layers (211, 212, 213). Wherein a plurality of air gaps (28) are maintained between the metal lines and at least one of the sub-dielectric layers. A method for fabricating the damascene interconnect structure is also provided.

Description

FIELD OF THE INVENTION

The present invention relates to damascene interconnect structures and methods for fabricating the same, and particularly to a damascene interconnect structure having air gaps between metal lines and a method for fabricating the same.

BACKGROUND

In semiconductor devices, such as large scale integrated circuits (LSI) and ultra-large scale integration (ULSI) integrated circuits, the damascene process has been commonly used to form interconnect lines. A typical damascene process involves etching trenches or canals in a planar dielectric layer, and then filling the trenches or canals with metal, such as aluminum or copper. After filling, the excess metal outside the trenches is planarized and polished by chemical polishing so that metal is only left within the trenches.
FIG. 8 is a cross-sectional view of a typical damascene interconnect structure. The damascene interconnect structure 1 includes a substrate 10, a dielectric layer 11 formed on the substrate 10, a plurality of trenches 15 formed in the dielectric layer 11, a plurality of metal lines 17 filled in the trenches 15, and a capping layer 19 covering the dielectric layer 11 and the metal lines 17.
A method for fabricating the damascene interconnect structure is as follows. In step 1, referring to FIG. 9, a substrate 10 is provided, and a dielectric film 110 and a photoresist layer (not shown) are sequentially formed on the substrate 10. Then, the photoresist layer is formed into a patterned photoresist layer 13 by an exposure and developing process.
In step 2, referring to FIG. 10, by using the patterned photoresist layer 13 as a mask, the dielectric film 110 is etched to form a plurality of trenches 15. Thereby, remaining portions of the dielectric film 110 define a dielectric layer 11.
In step 3, referring to FIG. 11, a metal layer 170 is deposited on the dielectric layer 11 and is completely filled in the trenches 15.
In step 4, referring to FIG. 12, the metal layer 170 is polished with a chemical mechanical polishing (CMP) process. Thereby, excess portions of the metal layer 170 covering the dielectric wall 11 are removed, and only portions of the metal in the trenches 15 remain. These remaining portions form a plurality of metal lines 17. Then a capping layer 19 is deposited on the dielectric layer 11 and the metal lines 17, so as to form the damascene interconnect structure 1.
In order that the damascene interconnect structure 1 has good electrical properties, a resistance R in the metal lines 17 and a capacitance C between the metal lines 17 must both be as low as possible. This is so that the resistance-capacitance (RC) delay and leakage current caused by the resistance R and the capacitance C can be minimal.
With recent developments in semiconductor technology, millions and even billions of electronic elements can be integrated in one chip. Current flows and electrical processing occurring in a single chip are massive. Therefore leakage current and RC delay can be prevalent, and may significantly impair the performance of the chip.
What is needed is a damascene interconnect structure and a method for fabricating the same which can help ensure that performance of a corresponding integrated circuit is satisfactory.

SUMMARY

An exemplary damascene interconnect structure includes a substrate, a first dielectric layer on the substrate, a plurality of trenches formed in the first dielectric layer, and a plurality of metal lines filled in the trenches. The first dielectric layer includes multi sub-dielectric layers. Wherein a plurality of air gaps are maintained between the metal lines and at least one of the sub-dielectric layers.
An exemplary method for fabricating a damascene interconnect structure is provided as below. A substrate is provided. A multilayer dielectric film is formed on the substrate. A patterned photoresist is formed on the multilayer dielectric film. Etching the multilayer dielectric film to form a plurality of trenches, a portion of each of the trenches having an enlarged width at each of sidewalls thereof. Filling the trenches with conductive metal to form conductive lines such that air is trapped in extremities of the enlarged width portions of the trenches.
Other novel features and advantages will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings. In the drawings, all the views are schematic.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a side cross-sectional view of a damascene interconnect structure according to a preferred embodiment of the present invention.

FIG. 2 to FIG. 7 are schematic, cross-sectional views of sequential stages in an exemplary method for fabricating the damascene interconnect structure of FIG. 1.

FIG. 8 is a side cross-sectional view of a conventional damascene interconnect structure.

FIG. 9 to FIG. 12 are schematic, cross-sectional views of sequential stages in a method for fabricating the damascene interconnect structure of FIG. 8.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

FIG. 1 is a side cross-sectional view of a damascene interconnect structure according to a preferred embodiment of the present invention. The damascene interconnect structure 2 includes a substrate 20, a first dielectric layer 21 on the substrate 20, a plurality of trenches 27 in the first dielectric layer 21, a plurality of metal lines 24 in the trenches 27, a capping layer 25 functioning as a diffusion barrier covering the first dielectric layer 21 and the metal lines 24, and a second dielectric layer 26 on the capping layer 25 for insulating the metal lines 24 from other electrical elements.
The first dielectric layer 21 is a multilayer structure, which includes a first sub-dielectric layer 211, a second sub-dielectric layer 212, and a third sub-dielectric layer 213 arranged in that order from bottom to top. The first and the third sub-dielectric layers 211 and 213 reach side edges of the metal lines 24. The second sub-dielectric layer 212 maintains a distance from the metal lines 24, so that a plurality of air gaps 28 are maintained between the metal lines 24 and the second sub-dielectric layer 212.
The first dielectric layer 21 is a multilayer structure with a plurality of air gaps 28 between the metal lines 24 and the second sub-dielectric layer 212. Because each air gap 28 has the lowest dielectric constant (k=1), the capacitance C between adjacent metal lines 24 is significantly reduced. Accordingly, RC delay of electrical signals and leakage current are reduced. Therefore the speed of an integrated circuit incorporating the damascene interconnect structure 2 is significantly improved, and power consumption of the integrated circuit is reduced.
An exemplary method for fabricating the damascene interconnect structure 2 is as follows. In step 11, referring to FIG. 2, a substrate 20 is provided, and then a first, a second, and a third dielectric films 201, 202 and 203 are sequentially formed on the substrate 20. The first and the third dielectric films 201 and 203 can be silicon nitride (SiN_x) films, and the second dielectric film 202 can be a silicon oxide (SiO_x) film.
In step 12, referring to FIG. 3, a photoresist layer (not shown) is formed on the third dielectric film 203. Then the photoresist layer is exposed and developed to form a patterned photoresist layer 22.
In step 13, referring to FIG. 4, the three dielectric films 201, 202, 203 are etched to form a plurality of trenches 27 by means of a wet etching method. An etchant of the wet etching method is a mixture of hydrogen fluoride (HF) and ammonium fluoride (NH₄F). Because silicon oxide has a faster etching rate than that of silicon nitride in the etchant, the second dielectric film 202 at the trenches 27 is etched wider than the first and the third dielectric films 201 and 203. Thus, a portion of each of the trenches 27 has an enlarged width (not labeled) at each sidewall thereof. The remaining parts of the first, the second, and the third dielectric films 201, 202 and 203 constitute first, second, and third sub-dielectric layers 211, 212 and 213, respectively. The three sub-dielectric layers 211, 212 and 213 cooperatively form a first dielectric layer 21.
In step 14, referring to FIG. 5, the patterned photoresist layer 22 is removed. Then a metal layer 240 is deposited on the first dielectric layer 21 so that the metal layer 240 also fills into the trenches 27. This can be performed by physical vapor deposition (PVD). The metal layer 240 can be made of copper. During the PVD process, the PVD into the trenches 27 is substantially collimated. Therefore the first and the third sub-dielectric layers 211 and 213 at the trenches 27 act as barriers, and the copper atoms being deposited cannot enter the extremities of the enlarged width portions of the trenches 27. Thus air is trapped in the enlarged width portions of the trenches 27, thereby forming the air gaps 28.
In step 15, referring to FIG. 6, the metal layer 240 is polished with a CMP process in order to remove excess portions of the metal layer 240 over the third sub-dielectric layer 213. Thereby, the portions of the metal layer 240 remaining within the trenches 27 constitutes a plurality of metal lines 24.
In step 16, referring to FIG. 7, a capping layer 25 is deposited on the metal lines 24 and the third sub-dielectric layer 213. Then a second dielectric layer 26 is deposited on the capping layer 25, so as to form a damascene interconnect structure 2.
In the above-described method for fabricating the damascene interconnect structure 2, the first dielectric layer 21 is formed by depositing three sub-dielectric layers 211, 212, 213 with different materials, and by etching the first dielectric layer 21 to form the trenches 27 having the enlarged width portions at the sidewalls thereof. Therefore when the metal lines 24 are formed in the trenches 27, air gaps 28 are also formed in the extremities of the enlarged width portions of the trenches 27. Because the air gaps 28 have the lowest dielectric constant of air, a capacitance C between adjacent metal lines 24 can be significantly reduced. Thus in a corresponding integrated circuit chip, RC delay in electrical signals and leakage current are reduced. Accordingly, the speed and power consumption characteristics of the integrated circuit chip can be significantly improved.
Various alternative embodiments can be practiced. For example, the first, the second, and the third sub-dielectric layers 211, 212, 213 can be made of the same material. Such material can be silicon oxide or silicon nitride. During the deposition process, a deposition rate of the second sub-dielectric layer 212 is lower than that of the first sub-dielectric layer 211, and a deposition rate of the third sub-dielectric layer 213 is higher than that of the second sub-dielectric layer 212. Therefore the densities of the first and the third sub-dielectric layers 211 and 213 are greater than that of the second sub-dielectric layer 212. Accordingly, etching rates of the first and the third sub-dielectric layers 211 and 213 are lower than that of the second sub-dielectric layer 212. During the etching process, portions of the trenches 27 at the second sub-dielectric layer 212 are wider than portions of the trenches 27 at the first and the third sub-dielectric layer 211, 213. As a result, air gaps 28 are subsequently formed between the metal lines 24.
The metal lines 24 can be made of another suitable material, such as aluminum, silver, or an alloy including any one or more of copper, aluminum and silver.
The first dielectric layer 21 can be a multilayer structure having two, four or more sub-dielectric layers, so long as air gaps 28 are maintained between the metal lines 24 and at least one of the sub-dielectric layers.
The trenches 27 can be etched by dry etching method. In such method, the etchant can be a mixture of sulfur hexafluoride (SF₆) gas and carbon tetrafluoride (CF₄) gas.
It is to be further understood that even though numerous characteristics and advantages of the present embodiments have been set out in the foregoing description, together with details of the structures and functions of the embodiments, the disclosure is illustrative only, and changes may be made in detail, especially in matters of shape, size, and arrangement of parts within the principles of the invention to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.

Claims

1. A damascene interconnect structure, comprising:

a substrate;

a first dielectric layer on the substrate, the first dielectric layer comprising a plurality of sub-dielectric layers;

a plurality of trenches formed in the first dielectric layer; and

a plurality of metal lines filled in the trenches;

wherein a plurality of air gaps are maintained between the metal lines and at least one of the sub-dielectric layers.

2. The damascene interconnect structure as claimed in claim 1, wherein the plurality of sub-dielectric layers comprises a first, a second, and a third sub-dielectric layers arranged in that order from bottom to top, and the air gaps are maintained between the metal lines and the second sub-dielectric layer.

3. The damascene interconnect structure as claimed in claim 2, wherein the first and the third sub-dielectric layers are silicon nitride layers, and the second sub-dielectric layer is a silicon oxide layer.

4. The damascene interconnect structure as claimed in claim 2, wherein the first, the second, and the third sub-dielectric layers are silicon nitride layers, and a density of each of the first and the third sub-dielectric layers is greater than that of the second sub-dielectric layer.

5. The damascene interconnect structure as claimed in claim 2, wherein the first, the second, and the third sub-dielectric layers are silicon oxide layers, and a density of each of the first and the third sub-dielectric layers is greater than that of the second sub-dielectric layer.

6. The damascene interconnect structure as claimed in claim 1, further comprising a capping layer and a second dielectric layer, the capping layer covering the first dielectric layer and the metal lines, and the second dielectric layer covering the capping layer.

7. The damascene interconnect structure as claimed in claim 2, wherein material of the metal lines is at least one of copper, silver, aluminum, and an alloy comprising any one or more of copper, aluminum and silver.

8. A method for fabricating a damascene interconnect structure, the method comprising:

providing a substrate;

depositing a multilayer dielectric film on the substrate;

forming a patterned photoresist on the multilayer dielectric film;

etching the multilayer dielectric film to form a plurality of trenches, a portion of each of the trenches having an enlarged width at each of sidewalls thereof;

filling the trenches with conductive metal to form conductive lines such that air is trapped in extremities of the enlarged width portions of the trenches.

9. The method for fabricating a damascene interconnect structure as claimed in claim 8, wherein the conductive metal filled in the trenches is formed by means of physical vapor deposition.

10. The method for fabricating a damascene interconnect structure as claimed in claim 8, wherein the multilayer dielectric film comprises a first, a second, and a third sub-dielectric layer, and the air is trapped between the second sub-dielectric layer and the conductive lines.

11. The method for fabricating a damascene interconnect structure as claimed in claim 10, wherein the first and the third sub-dielectric layer are silicon nitride layers, and the second sub-dielectric layer is a silicon oxide layer.

12. The method for fabricating a damascene interconnect structure as claimed in claim 10, wherein all three sub-dielectric layers are silicon nitride layers or silicon oxide layers, and a deposition rate of each of the first and the third sub-dielectric layers is greater than that of the second sub-dielectric layer.

13. The method for fabricating a damascene interconnect structure as claimed in claim 8, wherein the multilayer dielectric layer is etched by a wet etching method.

14. The method for fabricating a damascene interconnect structure as claimed in claim 13, wherein an etchant of the wet etching method is a mixture of hydrogen fluoride and ammonium fluoride.

15. The method for fabricating a damascene interconnect structure as claimed in claim 8, wherein the multilayer dielectric layer is etched by a dry etching method.

16. The method for fabricating a damascene interconnect structure as claimed in claim 15, wherein an etchant of the dry etching method is a mixture of sulfur hexafluoride and carbon tetrafluoride.

17. The method for fabricating a damascene interconnect structure as claimed in claim 8, further comprising forming a capping layer covering the multilayer dielectric layer and the conductive lines, and forming a dielectric layer on the capping layer.

18. The method for fabricating a damascene interconnect structure as claimed in claim 8, wherein material of the conductive lines is at least one of copper, aluminum, silver, and an alloy comprising any one or more of copper, aluminum and silver.