US20080082803A1 - Saving/Restoring Task State Data From/To Device Controller Host Interface Upon Command From Host Processor To Handle Task Interruptions - Google Patents

Saving/Restoring Task State Data From/To Device Controller Host Interface Upon Command From Host Processor To Handle Task Interruptions Download PDF

Info

Publication number
US20080082803A1
US20080082803A1 US11/938,600 US93860007A US2008082803A1 US 20080082803 A1 US20080082803 A1 US 20080082803A1 US 93860007 A US93860007 A US 93860007A US 2008082803 A1 US2008082803 A1 US 2008082803A1
Authority
US
United States
Prior art keywords
task
cpu
system
information
interrupted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/938,600
Inventor
Juraj Bystricky
Doug McFadyen
Keith Kejser
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US11/153,122 priority Critical patent/US7308565B2/en
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to US11/938,600 priority patent/US20080082803A1/en
Publication of US20080082803A1 publication Critical patent/US20080082803A1/en
Application status is Abandoned legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/461Saving or restoring of program or task context

Abstract

A system and method for performing an interface save/restore procedure in an electronic device includes a processor that begins to execute a first task in conjunction with a host interface of a display processor. The processor subsequently receives an interrupt request for executing a second task that has a higher priority than the first task. A save/restore module responsively stores task states from the host interface into an interface states register. The task states correspond to an interrupted execution point in the first task. The processor temporarily stops the first task to execute the second task. The save/restore module restores the stored task states to the host interface after the second task is completed, and the processor may then efficiently resume the first task.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a divisional of U.S. patent application Ser. No. 11/153,122 filed Jun. 15, 2005, the contents of which are incorporated herein by reference.
  • BACKGROUND SECTION
  • 1. Field of Invention
  • This invention relates generally to electronic display controller systems, and relates more particularly to a system and method for performing an interface save/restore procedure in an electronic device.
  • 2. Description of the Background Art
  • Implementing efficient methods for handling electronic data is a significant consideration for designers and manufacturers of contemporary electronic devices. However, efficiently handling data with electronic devices may create substantial challenges for system designers. For example, enhanced demands for increased device functionality and performance may require more system operating power and require additional hardware resources. An increase in power or hardware requirements may also result in a corresponding detrimental economic impact due to increased production costs and operational inefficiencies.
  • Furthermore, enhanced device capability to perform various advanced operations may provide additional benefits to a system user, but may also place increased demands on the control and management of various device components. For example, an enhanced electronic device that efficiently manipulates, transfers, and displays digital image data may benefit from an efficient implementation because of the large amount and complexity of the digital data involved.
  • Due to growing demands on system resources and substantially increasing data magnitudes, it is apparent that developing new techniques for controlling the handling of electronic data is a matter of concern for related electronic technologies. Therefore, for all the foregoing reasons, developing efficient systems for handling electronic data remains a significant consideration for designers, manufacturers, and users of contemporary electronic devices.
  • SUMMARY
  • In accordance with the present invention, a system and method are disclosed for performing an interface save/restore procedure in an electronic device. In certain embodiments, the electronic device may be implemented to include a central-processing unit (CPU), a display, and a display controller with a deformation module.
  • In one embodiment, the CPU begins executing a task 1 in conjunction with the display controller. For example, the CPU may communicate with the display controller via a host interface to perform task 1. Subsequently, the CPU receives a task 2 interrupt from any appropriate interrupt source to perform a higher-priority task 2 in conjunction with the display controller. In response to the task 2 interrupt, the CPU issues a Save_Interface_States command to the display controller. A save/restore module of the display controller saves current task 1 states into an interface states register in response to the Save_Interface_States command received from the CPU.
  • The CPU then executes the higher-priority task 2 in conjunction with the display controller. When task 2 has been successfully completed, the CPU issues a Restore_Interface_States command to the display controller. The save/restore module of the display controller then restores the saved task 1 states from the interface states register to the host interface (or other appropriate entity) in response to the Restore_Interface_States command received from the CPU. Finally, the CPU may resume executing the interrupted task 1 with all corresponding states, values, and conditions being the same as when task 1 was originally interrupted in favor of higher-priority task 2.
  • The foregoing save/restore procedure may be extended to support any desired number of interrupted tasks by utilizing multi-tiered save/restore procedures. For at least the foregoing reasons, the present invention provides an improved system and method for performing an interface save/restore procedure in an electronic device.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a block diagram for one embodiment of an electronic device, in accordance with the present invention;
  • FIG. 2 is a block diagram for one embodiment of the display controller of FIG. 1, in accordance with the present invention;
  • FIG. 3 is a block diagram for one embodiment of the video memory of FIG. 2, in accordance with the present invention;
  • FIG. 4 is a block diagram for one embodiment of the controller registers of FIG. 2, in accordance with the present invention;
  • FIG. 5 is a block diagram for one embodiment of the display of FIG. 1, in accordance with the present invention;
  • FIG. 6 is a block diagram for one embodiment of the interface states of FIG. 2, in accordance with the present invention;
  • FIG. 7 is a flowchart of method steps for performing an interface save/restore procedure, in accordance with one embodiment the present invention; and
  • FIG. 8 is a diagram illustrating a multi-tiered interface save/restore procedure, in accordance with one embodiment of the present invention.
  • DETAILED DESCRIPTION
  • The present invention relates to an improvement in display controller systems. The following description is presented to enable one of ordinary skill in the art to make and use the invention, and is provided in the context of a patent application and its requirements. Various modifications to the embodiments disclosed herein will be apparent to those skilled in the art, and the generic principles herein may be applied to other embodiments. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features described herein.
  • The present invention comprises a system and method for performing an interface save/restore procedure in an electronic device, and includes a processor that begins to execute a first task in conjunction with a host interface of a display processor. The processor subsequently receives an interrupt request for executing a second task that has a higher priority than the first task. A save/restore module responsively stores task states from the host interface into an interface states register. The task states correspond to an interrupted execution point in the first task. The processor temporarily stops the first task to execute the second task. The save/restore module restores the stored task states to the host interface after the second task is completed, and the processor may then efficiently resume the first task.
  • Referring now to FIG. 1, a block diagram for one embodiment of an electronic device 110 is shown, according to the present invention. The FIG. 1 embodiment includes, but is not limited to, a central processing unit (CPU) 122, an input/output interface (I/O) 126, a display controller 128, a device memory 130, and one or more display(s) 134. In alternate embodiments, electronic device 110 may include elements or functionalities in addition to, or instead of, certain of the elements or functionalities discussed in conjunction with the FIG. 1 embodiment.
  • In the FIG. 1 embodiment, CPU 122 may be implemented as any appropriate and effective processor device or microprocessor to thereby control and coordinate the operation of electronic device 110 in response to various software program instructions. In the FIG. 1 embodiment, device memory 130 may comprise any desired storage-device configurations, including, but not limited to, random access memory (RAM), read-only memory (ROM), and storage devices such as removable memory or hard disk drives. In the FIG. 1 embodiment, device memory 130 may include, but is not limited to, deformation software 146 with program instructions that are executed by CPU 122 to support various deformation procedures for electronic device 110.
  • In the FIG. 1 embodiment, the a device application (not shown) may include program instructions for allowing CPU 122 to provide image data and corresponding transfer and display information via host bus 138 to display controller 128. In accordance with the present invention, display controller 128 then responsively provides the received image data via display bus 142 to at least one of the display(s) 134 of electronic device 110. In the FIG. 1 embodiment, input/output interface (I/O) 126 may include one or more interfaces to receive and/or transmit any required types of information to or from electronic device 110. Input/output interface 126 may include one or more means for allowing a device user to communicate with electronic device 110. In addition, various external electronic devices may communicate with electronic device 110 through I/O 126. For example, a digital imaging device, such as a digital camera, may utilize input/output interface 126 to provide captured image data to electronic device 110.
  • In the FIG. 1 embodiment, electronic device 110 may advantageously utilize display controller 128 for efficiently managing various operations and functionalities relating to display(s) 134. The implementation and functionality of display controller 128 is further discussed below in conjunction with FIGS. 2-4 and 6-8. In the FIG. 1 embodiment, electronic device 110 may be implemented as any desired type of electronic device or system. For example, in certain embodiments, electronic device 110 may alternately be implemented as a cellular telephone, a personal digital assistant device, an electronic imaging device, or a computer device. Various embodiments for the operation and utilization of electronic device 110 are further discussed below in conjunction with FIGS. 2-8.
  • Referring now to FIG. 2, a block diagram for one embodiment of the FIG. 1 display controller 128 is shown, in accordance with the present invention. The FIG. 2 embodiment includes, but is not limited to, controller logic 212, video memory 216, controller registers 220, a host interface 224, a save/restore module 226, and one or more saved interface states 228. In alternate embodiments, display controller 128 may include elements or functionalities in addition to, or instead of, certain of the elements or functionalities discussed in conjunction with the FIG. 2 embodiment.
  • In the FIG. 2 embodiment, display controller 128 may be implemented as an integrated circuit device that accepts image data and corresponding transfer and display information from CPU 122 (FIG. 1). Display controller 128 then automatically provides the received image data to display 134 of electronic device 110 in an appropriate and efficient manner for displaying to a device user. In the FIG. 2 embodiment, controller logic 212 manages and coordinates the overall operation of display controller 128. In the FIG. 2 embodiment, display controller 128 may utilize controller registers 220 to store various types of configuration, control and status information.
  • In the FIG. 2 embodiment, display controller 128 utilizes host interface 224 to perform bi-directional communications with CPU 122 via a host bus 138 (FIG. 1). In certain embodiments, in order to implement host interface 224 and host bus 138 in an efficient, space-saving, and economical manner, host interface 224 typically receives/transmits information corresponding to only a single processing task at any given time. For example, CPU 122 may perform a data write task to transfer data to display controller 128. Similarly, CPU 122 may perform a data read task to access data from display controller 128.
  • In accordance with the present invention, display controller 128 may advantageously utilize save/restore module 226 to save interface states 228 from host interface 224 (or other appropriate source) whenever a given lower-priority task must be interrupted in order to service another higher-priority task. After the higher-priority task has been executed, display controller may then restore the saved interface states 228 to host interface 224 (or other appropriate source) in order to efficiently and effectively complete the interrupted lower-priority task. The utilization of display controller is further discussed below in conjunction with FIGS. 3-8.
  • Referring now to FIG. 3, a block diagram for one embodiment of the FIG. 2 video memory 216 is shown, in accordance with the present invention. In the FIG. 3 embodiment, video memory 216 includes, but is not limited to, display data 312 and off-screen data 316. In alternate embodiments, video memory 216 may include elements and functionalities in addition to, or instead of, certain of the elements and functionalities discussed in conjunction with the FIG. 3 embodiment.
  • In the FIG. 3 embodiment, video memory 216 may be implemented by utilizing any effective types of memory devices or configurations. For example, in certain embodiments, video memory 216 may be implemented as a random-access memory (RAM) device. In the FIG. 3 embodiment, display data 312 may include image data that is provided by CPU 122 or other appropriate source. In the FIG. 3 embodiment, off-screen data 316 may include any appropriate type of information or data that is not intended for presentation upon display 134 of electronic device 110. For example, off-screen data 316 may be utilized to cache certain fonts or other objects for use by display controller 128.
  • Referring now to FIG. 4, a block diagram for one embodiment of the FIG. 2 controller registers 220 is shown, in accordance with the present invention. In the FIG. 4 embodiment, controller registers 220 include, but are not limited to, configuration registers 412, transfer registers 416, and miscellaneous registers 420. In alternate embodiments, controller registers 220 may include elements and functionalities in addition to, or instead of, certain of the elements and functionalities discussed in conjunction with the FIG. 4 embodiment.
  • In the FIG. 4 embodiment, CPU 122 (FIG. 1) or other appropriate entities may write information into controller registers 220 to specify various types of operational parameters and other relevant information for use by configuration logic 212 of display controller 128. In the FIG. 4 embodiment, controller registers 220 may utilize configuration registers 412 for storing various types of information relating to the configuration of display controller 128 and/or display 134 of electronic device 110. For example, configuration registers 220 may specify a display type, a display size, a display frame rate, and various display timing parameters. In the FIG. 4 embodiment, controller registers 220 may utilize transfer registers 416 for storing various types of information relating to transfer operations for providing pixel data from video memory 216 (FIG. 3) to display 134 of electronic device 110. In the FIG. 4 embodiment, controller registers 220 may utilize miscellaneous registers 420 for effectively storing any desired type of information or data for use by display controller 128.
  • Referring now to FIG. 5, a block diagram for one embodiment of the FIG. 1 display 134 is shown, in accordance with the present invention. In the FIG. 5 embodiment, display 134 includes, but is not limited to, a display memory 512, display logic 514, display registers 516, timing logic 520, and one or more screen(s) 524. In alternate embodiments, display 134 may include elements and functionalities in addition to, or instead of, certain of the elements and functionalities discussed in conjunction with the FIG. 5 embodiment.
  • In the FIG. 5 embodiment, display 134 is implemented as a random-access-memory based liquid-crystal display panel (RAM-based LCD panel). However, in alternate embodiments, display 134 may be implemented by utilizing any type of appropriate display technologies or configurations. In the FIG. 5 embodiment, display controller 128 provides various types of display information to display registers 516 via display bus 142. Display registers 516 may then utilize the received display information for effectively controlling timing logic 520. In the FIG. 5 embodiment, display logic 514 manages and coordinates data transfer and display functions for display 134.
  • In the FIG. 5 embodiment, display controller 128 provides image data from video memory 216 (FIG. 2) to display memory 512 via display bus 142. In the FIG. 5 embodiment, display memory 512 is typically implemented as random-access memory (RAM). However, in various other embodiments, any effective types or configurations of memory devices may be utilized to implement display memory 512. In the FIG. 5 embodiment, display memory 512 then advantageously provides the image data received from display controller 128 to one or more screens 524 via timing logic 520 for viewing by a device user of electronic device 110.
  • Referring now to FIG. 6, a block diagram for one embodiment of the FIG. 2 interface states 228 is shown, in accordance with one embodiment of the present invention. In alternate embodiments, interface states 228 may readily be implemented using components and configurations in addition to, or instead of, certain those components and configurations discussed in conjunction with the FIG. 6 embodiment. For example, interface states 228 may include a register storing separate set of interface states for any desired number of interrupted processing tasks, depending upon memory size and the particular implementation of display controller 128.
  • In the FIG. 6 embodiment, interface states 228 may include task 1 states 614(a) through task N states 614(c) that each correspond to a different respective processing task that is currently interrupted in favor of a higher-priority processing task. Interface states 228 may include any desired type of information from host interface 224 or any other appropriate entity. For example, interface states 228 may include register values, addresses, pre-fetched information, counter values, and internal values. In certain embodiments, host interface 224 may be implemented as a state machine, and interface states 228 may include current state values from the state machine. The utilization of interface states 228 is further discussed below in conjunction with FIGS. 7 and 8.
  • Referring now to FIG. 7, a flowchart of method steps for performing an interface save/restore procedure is shown, in accordance with one embodiment of the present invention. The FIG. 7 example is presented for purposes of illustration, and in alternate embodiments, the present invention may readily utilize steps and sequences other than certain of those steps and sequences discussed in conjunction with the FIG. 7 embodiment.
  • In the FIG. 7 embodiment, in step 712, CPU 122 (FIG. 1) begins executing a task 1 in conjunction with display controller 128 (FIG. 1). For example, CPU 122 may communicate with display controller 128 via a host interface 224 (FIG. 2) to perform task 1. In step 716, CPU 122 receives a task 2 interrupt from any appropriate interrupt source to perform a higher-priority task 2 in conjunction with display controller 128.
  • In response to the task 2 interrupt, in step 720, CPU 122 issues a Save_Interface_States command to display controller 128. In step 724, a save/restore module 226 (FIG. 2) of display controller 128 saves all current task 1 states 614(a) into interface states register 228 (FIG. 6) in response to the Save_Interface_States command received from CPU 122.
  • In step 728, CPU 122 performs higher-priority task 2 in conjunction with display controller 128. In step 732, when task 2 has been successfully completed, CPU 122 issues a Restore_Interface_States command to display controller 128. In step 736, the save/restore module 226 of display controller 128 restores the saved task 1 states 614(a) from interface states register 228 to the host interface 224 (or other appropriate entity) in response to the Restore_Interface_States command received from CPU 122. Finally, in step 740, CPU 122 may resume executing the interrupted task 1 with all corresponding states, values, and conditions being the same as when task 1 was originally interrupted.
  • The FIG. 7 embodiment discusses performing a save/restore procedure for a display controller 128, however in alternate embodiments, the save/restore procedure may be effectively utilized in conjunction with any other type of appropriate device. In addition, the FIG. 7 embodiment is presented in the context of a single higher-priority task. However, the present invention may be extended to support any desired number of interrupted tasks utilizing multi-tiered save/restore procedures. One exemplary embodiment illustrating multi-tiered save/restore procedures is discussed below in conjunction with FIG. 8.
  • Referring now to FIG. 8, a diagram illustrating a multi-tiered interface save/restore procedure is shown, in accordance with one embodiment of the present invention. The FIG. 8 example is presented for purposes of illustration, and in alternate embodiments, the present invention may readily utilize techniques and sequences other than certain of those techniques and sequences discussed in conjunction with the FIG. 8 embodiment.
  • In the FIG. 8 embodiment, in step 814, CPU 122 and display controller 128 start task 1, and in step 818, task 1 interrupts are enabled for any task with the same or higher priority than task 1. In step 822, during the task 1 body, CPU 122 freely uses the host interface 224 of display controller 128 as needed to perform task 1. Task 1 is interruptable by a task 2 interrupt (IRQ) through a task N interrupt (IRQ).
  • In the FIG. 8 embodiment, while task 1 is executing, CPU 122 receives a task 2 interrupt (IRQ) 830 from a task 2 that has a higher priority level than currently-executing task 1. CPU 122 and display controller 128 responsively start task 2. In step 838, CPU 122 issues a Save_Interface_States command to display controller 128, which responsively stores task 1 states 614(a) (FIG. 6) corresponding to interrupted task 1 into interface states 228. In step 842, task 2 interrupts are enabled for any task with the same or higher priority than task 2. In step 846, during the task 2 body, CPU 122 freely uses the host interface 224 of display controller 128 as needed to perform task 2. Task 2 is interruptable by a task 3 interrupt (IRQ) through a task N interrupt (IRQ).
  • In the FIG. 8 embodiment, while task 2 is executing, CPU 122 receives a task 3 interrupt (IRQ) 858 from a task 3 that has a higher priority level than currently-executing task 2. CPU 122 and display controller 128 responsively start task 3. In step 866, CPU 122 issues a Save_Interface_States command to display controller 128, which responsively stores task 2 states 614(b) (FIG. 6) corresponding to interrupted task 2 into interface states 228. In step 870, task 3 interrupts are enabled for any task with the same or higher priority than task 3. In step 874, during the task 3 body, CPU 122 freely uses the host interface 224 of display controller 128 as needed to perform task 3. Task 3 is interruptable by a task 4 interrupt (IRQ) through a task N interrupt (IRQ).
  • In step 878, after task 3 has been successfully completed, CPU 122 issues a Restore_Interface_States command to display controller 128, and display controller responsively restores the task 2 states 614(b) from interface states 228 to host interface 224. In the FIG. 8 embodiment, when display controller 128 receives a given Restore_Interface_States command, display controller 128 restores the most recently-stored set of task states 614 from interface states 228 to host interface 224.
  • In the FIG. 8 embodiment, after display controller 128 restores task 2 states 614(b) to host interface 224, CPU 122 and display controller 128 may then resume executing the interrupted task 2 body in step 846. In step 850, after task 2 has been successfully completed, CPU 122 issues a Restore_Interface_States command to display controller 128, and display controller responsively restores the task 1 states 614(a) from interface states 228 to host interface 224.
  • In the FIG. 8 embodiment, after display controller 128 restores task 1 states 614(a) to host interface 224, CPU 122 and display controller 128 may then resume executing the interrupted task 1 body in step 822. For at least the foregoing reasons, the present invention provides an improved system and method for performing an interface save/restore procedure in an electronic device.
  • The invention has been explained above with reference to certain preferred embodiments. Other embodiments will be apparent to those skilled in the art in light of this disclosure. For example, the present invention may be implemented using certain configurations and techniques other than those described in the embodiments above. Additionally, the present invention may effectively be used in conjunction with systems other than those described above as the preferred embodiments. Therefore, these and other variations upon the foregoing embodiments are intended to be covered by the present invention, which is limited only by the appended claims.

Claims (14)

1. A system that performs a save/restore procedure in an electronic device,
the system interrupting a first task after the system receives a first signal indicating an interruption by a second task during a period in which the system performs the first task,
the system saving first information indicating a status of the first task at a time the first task is interrupted by the second task,
the system restarting the first task after the second task is completed,
the system interrupting a third task after the system receives a second signal indicating an interruption by a fourth task during a period in which the system performs the third task,
the system saving second information indicating a status of the third task at a time the third task is interrupted by the fourth task, and
the system restarting the third task after the fourth task is completed.
2. The system according to claim 1,
the system saving the first information in a first register, and
the system saving the second information in a second register different from the first register.
3. The system according to claim 1,
the system saving the first information in a first region of a memory included in the system, and
the system saving the second information in a second region of the memory different from the first region.
4. The system according to claim 1,
the first information including at least one of a register value, an address, a counter value, and an internal value.
5. The system according to claim 1,
the first information including third information obtained by the system for performing the first task.
6. The system according to claim 2, comprising:
a host interface that reads out the first information from the first register after the second task is completed.
7. The system according to claim 6,
the system restarting the first task after the host interface reads out the first information from the first register.
8. The system according to claim 1,
the second task having a priority higher than the first task, and
the fourth task having a priority higher than the third task.
9. A CPU,
the CPU interrupting a first task after a system receives a first signal indicating an interruption by a second task during a period in which the CPU performs the first task,
the CPU restarting the first task after the CPU refers to first information indicating a status of the first task at a time the first task is interrupted by the second task,
the CPU interrupting a second task after the system receives a second signal indicating an interruption by a fourth task during a period in which the CPU performs the third task, and
the CPU restarting the third task after the CPU refers to second information indicating a status of the third task at a time the third task is interrupted by the fourth task.
10. The CPU according to claim 9, wherein the CPU refers to
the first information saved in a first register, and
the second information saved in a second register different from the first register.
11. A CPU,
the CPU interrupting a first task after a system receives a first signal indicating an interruption by a second task during a period in which the CPU performs the first task,
the CPU restarting the first task after the CPU receives first information indicating a status of the first task at a time the first task is interrupted by the second task,
the CPU interrupting a second task after the system receives a second signal indicating an interruption by a fourth task during a period in which the CPU performs the third task, and
the CPU restarting the third task after the CPU receives second information indicating a status of the third task at a time the third task is interrupted by the fourth task.
12. A electronic device, comprising:
a CPU; and
a display,
the CPU interrupting a first task after a system receives a first signal indicating an interruption by a second task during a period in which the CPU performs the first task,
the CPU restarting the first task after the CPU receives first information indicating a status of the first task at a time the first task is interrupted by the second task,
the CPU interrupting a second task after the system receives a second signal indicating an interruption by a fourth task during a period in which the CPU performs the third task, and
the CPU restarting the third task after the CPU receives second information indicating a status of the third task at a time the third task is interrupted by the fourth task,
the display displaying results the first task, the second task, the third task, and the fourth task.
13. A controller, comprising:
a first register that saves first information indicating a status of a first task at a time the first task is interrupted by a second task;
a second register that saves second information indicating a status of a third task at a time the third task is interrupted by a fourth task,
wherein the first task is interrupted by a CPU after a system receives a first signal indicating an interruption by the second task during a period in which the CPU performs the first task,
the first task being restarted by the CPU after the CPU refers to the first information,
the third task being interrupted by the CPU after a system receives a second signal indicating an interruption by the fourth task during a period in which the CPU performs the third task,
the third task being restarted by the CPU after the CPU refers to the second information.
14. A controller, comprising:
a first register that saves first information indicating a status of a first task at a time the first task is interrupted by a second task;
a second register that saves second information indicating a status of a third task at a time the third task is interrupted by a fourth task,
wherein the first task is interrupted by a CPU after a system receives a first signal indicating an interruption by the second task during a period in which the CPU performs the first task,
the first information being referred to by the CPU after the second task is completed,
the first task being restarted by the CPU after the CPU refers to the first information,
wherein the third task is interrupted by the CPU after a system receives a second signal indicating an interruption by the fourth task during a period in which the CPU performs the third task,
the second information being referred to by the CPU after the fourth task is completed,
the third task being restarted by the CPU after the CPU refers to the second information.
US11/938,600 2005-06-15 2007-11-12 Saving/Restoring Task State Data From/To Device Controller Host Interface Upon Command From Host Processor To Handle Task Interruptions Abandoned US20080082803A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US11/153,122 US7308565B2 (en) 2005-06-15 2005-06-15 Saving/restoring task state data from/to device controller host interface upon command from host processor to handle task interruptions
US11/938,600 US20080082803A1 (en) 2005-06-15 2007-11-12 Saving/Restoring Task State Data From/To Device Controller Host Interface Upon Command From Host Processor To Handle Task Interruptions

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/938,600 US20080082803A1 (en) 2005-06-15 2007-11-12 Saving/Restoring Task State Data From/To Device Controller Host Interface Upon Command From Host Processor To Handle Task Interruptions

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/153,122 Division US7308565B2 (en) 2005-06-15 2005-06-15 Saving/restoring task state data from/to device controller host interface upon command from host processor to handle task interruptions

Publications (1)

Publication Number Publication Date
US20080082803A1 true US20080082803A1 (en) 2008-04-03

Family

ID=37574797

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/153,122 Active 2025-10-29 US7308565B2 (en) 2005-06-15 2005-06-15 Saving/restoring task state data from/to device controller host interface upon command from host processor to handle task interruptions
US11/938,600 Abandoned US20080082803A1 (en) 2005-06-15 2007-11-12 Saving/Restoring Task State Data From/To Device Controller Host Interface Upon Command From Host Processor To Handle Task Interruptions

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/153,122 Active 2025-10-29 US7308565B2 (en) 2005-06-15 2005-06-15 Saving/restoring task state data from/to device controller host interface upon command from host processor to handle task interruptions

Country Status (2)

Country Link
US (2) US7308565B2 (en)
JP (1) JP2006351013A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100313003A1 (en) * 2009-06-04 2010-12-09 Texas Instruments Incorporated Automatic Save and Restore Configuration Mechanism
WO2014110111A1 (en) * 2013-01-11 2014-07-17 Micron Technology, Inc. Host controlled enablement of automatic background operations in a memory device

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100287553A1 (en) 2009-05-05 2010-11-11 Sap Ag System, method, and software for controlled interruption of batch job processing
KR101690612B1 (en) * 2009-08-11 2017-01-09 엘지전자 주식회사 Mobile terminal and method for controlling the same
JP5430319B2 (en) * 2009-09-24 2014-02-26 キヤノン株式会社 Print data processing apparatus, the print data processing method, program
EP2629198A4 (en) * 2010-10-14 2014-04-16 Nec Corp Distributed processing device and distributed processing system
US9417876B2 (en) * 2014-03-27 2016-08-16 International Business Machines Corporation Thread context restoration in a multithreading computer system
CN105426232B (en) * 2014-09-23 2019-03-22 宇龙计算机通信科技(深圳)有限公司 A kind of method and device of interface processing

Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4339798A (en) * 1979-12-17 1982-07-13 Remote Dynamics Remote gaming system
US4658351A (en) * 1984-10-09 1987-04-14 Wang Laboratories, Inc. Task control means for a multi-tasking data processing system
US4709349A (en) * 1982-01-05 1987-11-24 Sharp Kabushiki Kaisha Method for maintaining display/print mode in display printer
US4912628A (en) * 1988-03-15 1990-03-27 International Business Machines Corp. Suspending and resuming processing of tasks running in a virtual machine data processing system
US5179702A (en) * 1989-12-29 1993-01-12 Supercomputer Systems Limited Partnership System and method for controlling a highly parallel multiprocessor using an anarchy based scheduler for parallel execution thread scheduling
US5280616A (en) * 1989-02-27 1994-01-18 International Business Machines Corporation Logic circuit for task processing
US5428779A (en) * 1992-11-09 1995-06-27 Seiko Epson Corporation System and method for supporting context switching within a multiprocessor system having functional blocks that generate state programs with coded register load instructions
US5438663A (en) * 1992-04-30 1995-08-01 Toshiba America Information Systems External interface for a high performance graphics adapter allowing for graphics compatibility
US5675750A (en) * 1993-11-12 1997-10-07 Toshiba America Information Systems Interface having a bus master arbitrator for arbitrating occupation and release of a common bus between a host processor and a graphics system processor
US5727211A (en) * 1995-11-09 1998-03-10 Chromatic Research, Inc. System and method for fast context switching between tasks
US5799188A (en) * 1995-12-15 1998-08-25 International Business Machines Corporation System and method for managing variable weight thread contexts in a multithreaded computer system
US6061711A (en) * 1996-08-19 2000-05-09 Samsung Electronics, Inc. Efficient context saving and restoring in a multi-tasking computing system environment
US6212576B1 (en) * 1997-01-27 2001-04-03 Optimay Corporation Operating system interface for use with multitasking GSM protocol stacks
US6401155B1 (en) * 1998-12-22 2002-06-04 Philips Electronics North America Corporation Interrupt/software-controlled thread processing
US6418489B1 (en) * 1999-10-25 2002-07-09 Motorola, Inc. Direct memory access controller and method therefor
US20030001848A1 (en) * 2001-06-29 2003-01-02 Doyle Peter L. Apparatus, method and system with a graphics-rendering engine having a graphics context manager
US20030119562A1 (en) * 2001-11-26 2003-06-26 Sony Corporation Task display switching method, portable apparatus and portable communications apparatus
US20030120712A1 (en) * 2001-12-20 2003-06-26 Reid Robert Alan Task context switching RTOS
US6651163B1 (en) * 2000-03-08 2003-11-18 Advanced Micro Devices, Inc. Exception handling with reduced overhead in a multithreaded multiprocessing system
US6671762B1 (en) * 1997-12-29 2003-12-30 Stmicroelectronics, Inc. System and method of saving and restoring registers in a data processing system
US6694347B2 (en) * 1999-05-11 2004-02-17 Sun Microsystems, Inc. Switching method in a multi-threaded processor
US6823517B1 (en) * 2000-01-27 2004-11-23 Andrew E. Kalman Multi-tasking-real-time operating system for microprocessors with limited memory that constrains context switching to occur only at task level
US6826681B2 (en) * 2001-06-18 2004-11-30 Mips Technologies, Inc. Instruction specified register value saving in allocated caller stack or not yet allocated callee stack

Patent Citations (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4339798A (en) * 1979-12-17 1982-07-13 Remote Dynamics Remote gaming system
US4709349A (en) * 1982-01-05 1987-11-24 Sharp Kabushiki Kaisha Method for maintaining display/print mode in display printer
US4658351A (en) * 1984-10-09 1987-04-14 Wang Laboratories, Inc. Task control means for a multi-tasking data processing system
US4912628A (en) * 1988-03-15 1990-03-27 International Business Machines Corp. Suspending and resuming processing of tasks running in a virtual machine data processing system
US5280616A (en) * 1989-02-27 1994-01-18 International Business Machines Corporation Logic circuit for task processing
US5179702A (en) * 1989-12-29 1993-01-12 Supercomputer Systems Limited Partnership System and method for controlling a highly parallel multiprocessor using an anarchy based scheduler for parallel execution thread scheduling
US5438663A (en) * 1992-04-30 1995-08-01 Toshiba America Information Systems External interface for a high performance graphics adapter allowing for graphics compatibility
US5522027A (en) * 1992-04-30 1996-05-28 Toshiba America Information Systems External interface for a high performance graphics adapter allowing for graphics compatibility
US5428779A (en) * 1992-11-09 1995-06-27 Seiko Epson Corporation System and method for supporting context switching within a multiprocessor system having functional blocks that generate state programs with coded register load instructions
US5675750A (en) * 1993-11-12 1997-10-07 Toshiba America Information Systems Interface having a bus master arbitrator for arbitrating occupation and release of a common bus between a host processor and a graphics system processor
US5727211A (en) * 1995-11-09 1998-03-10 Chromatic Research, Inc. System and method for fast context switching between tasks
US5799188A (en) * 1995-12-15 1998-08-25 International Business Machines Corporation System and method for managing variable weight thread contexts in a multithreaded computer system
US6061711A (en) * 1996-08-19 2000-05-09 Samsung Electronics, Inc. Efficient context saving and restoring in a multi-tasking computing system environment
US6212576B1 (en) * 1997-01-27 2001-04-03 Optimay Corporation Operating system interface for use with multitasking GSM protocol stacks
US6671762B1 (en) * 1997-12-29 2003-12-30 Stmicroelectronics, Inc. System and method of saving and restoring registers in a data processing system
US6401155B1 (en) * 1998-12-22 2002-06-04 Philips Electronics North America Corporation Interrupt/software-controlled thread processing
US6694347B2 (en) * 1999-05-11 2004-02-17 Sun Microsystems, Inc. Switching method in a multi-threaded processor
US6418489B1 (en) * 1999-10-25 2002-07-09 Motorola, Inc. Direct memory access controller and method therefor
US6823517B1 (en) * 2000-01-27 2004-11-23 Andrew E. Kalman Multi-tasking-real-time operating system for microprocessors with limited memory that constrains context switching to occur only at task level
US6651163B1 (en) * 2000-03-08 2003-11-18 Advanced Micro Devices, Inc. Exception handling with reduced overhead in a multithreaded multiprocessing system
US6826681B2 (en) * 2001-06-18 2004-11-30 Mips Technologies, Inc. Instruction specified register value saving in allocated caller stack or not yet allocated callee stack
US20030001848A1 (en) * 2001-06-29 2003-01-02 Doyle Peter L. Apparatus, method and system with a graphics-rendering engine having a graphics context manager
US20030119562A1 (en) * 2001-11-26 2003-06-26 Sony Corporation Task display switching method, portable apparatus and portable communications apparatus
US20030120712A1 (en) * 2001-12-20 2003-06-26 Reid Robert Alan Task context switching RTOS

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100313003A1 (en) * 2009-06-04 2010-12-09 Texas Instruments Incorporated Automatic Save and Restore Configuration Mechanism
US8117428B2 (en) * 2009-06-04 2012-02-14 Texas Instruments Incorporated Apparatus and method for automatically saving and restoring pad configuration registers implemented in a core power domain
WO2014110111A1 (en) * 2013-01-11 2014-07-17 Micron Technology, Inc. Host controlled enablement of automatic background operations in a memory device
TWI506424B (en) * 2013-01-11 2015-11-01 Micron Technology Inc A host may be used to configure the memory device performs a background operation of the automatic method and memory device

Also Published As

Publication number Publication date
US20060288299A1 (en) 2006-12-21
JP2006351013A (en) 2006-12-28
US7308565B2 (en) 2007-12-11

Similar Documents

Publication Publication Date Title
JP3253303B2 (en) Context switching device and method
US6885377B2 (en) Image data output controller using double buffering
US5754798A (en) Computer system with function for controlling system configuration and power supply status data
JP3659062B2 (en) Computer system
KR100229575B1 (en) Information processing system
US7564461B1 (en) Acceleration of graphics for remote display using redirection of rendering and compression
EP1450258A2 (en) System and method for enhancing performance of a coprocessor
JP4376897B2 (en) Memory controller to consider the processor power state
US7330922B2 (en) Method and apparatus for frame buffer management
US6018340A (en) Robust display management in a multiple monitor environment
US7698579B2 (en) Multiplexed graphics architecture for graphics power management
US20070115292A1 (en) GPU Internal Wait/Fence Synchronization Method and Apparatus
CN1313909C (en) Apparatus and method for providing virtual graffiti and recording medium for the same
CA2548509C (en) System for executing code during operating system initialization
US6885374B2 (en) Apparatus, method and system with a graphics-rendering engine having a time allocator
US10031712B2 (en) System and method for display mirroring
US5845134A (en) Suspend/resume control method and system
US7173627B2 (en) Apparatus, method and system with a graphics-rendering engine having a graphics context manager
US20030179243A1 (en) Information-processing apparatus with virtual display function and display control method for use in the apparatus
JP4937752B2 (en) Switching of the display update characteristics by the detection of the power management event
CN1106609C (en) Method and apparatus for configuring multiple media in computer system
US20060200826A1 (en) Processor and information processing method
US20010011965A1 (en) Method and apparatus for supporting multiple displays
US6823414B2 (en) Interrupt disabling apparatus, system, and method
US8797232B2 (en) Information processing apparatus, display control method, and program