US20080073785A1 - Semiconductor device having sealing film and manufacturing method thereof - Google Patents

Semiconductor device having sealing film and manufacturing method thereof Download PDF

Info

Publication number
US20080073785A1
US20080073785A1 US11/903,677 US90367707A US2008073785A1 US 20080073785 A1 US20080073785 A1 US 20080073785A1 US 90367707 A US90367707 A US 90367707A US 2008073785 A1 US2008073785 A1 US 2008073785A1
Authority
US
United States
Prior art keywords
sealing film
semiconductor device
film
wafer
film formation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/903,677
Inventor
Junji Shiota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Assigned to CASIO COMPUTER CO., LTD. reassignment CASIO COMPUTER CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SHIOTA, JUNJI
Publication of US20080073785A1 publication Critical patent/US20080073785A1/en
Priority to US12/727,406 priority Critical patent/US8354349B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561Batch processing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/6715Apparatus for applying a liquid, a resin, an ink or the like
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67155Apparatus for manufacturing or treating in a plurality of work-stations
    • H01L21/67207Apparatus for manufacturing or treating in a plurality of work-stations comprising a chamber adapted to a particular process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/677Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
    • H01L21/67739Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber
    • H01L21/67745Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber characterized by movements or sequence of movements of transfer devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • H01L2224/0231Manufacturing methods of the redistribution layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • H01L2224/0237Disposition of the redistribution layers
    • H01L2224/02377Fan-in arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05005Structure
    • H01L2224/05008Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05569Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1302Disposition
    • H01L2224/13024Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Definitions

  • This invention relates to a semiconductor device having a sealing film and a manufacturing method thereof.
  • CSP chip size package
  • Jpn. Pat. Appln. KOKAI Publication No. 2000-22052 There has been known a semiconductor device called a chip size package (CSP) described in, for example, Jpn. Pat. Appln. KOKAI Publication No. 2000-22052.
  • the semiconductor device described in this Jpn. Pat. Appln. KOKAI Publication has a structure in which wiring lines are provided on a semiconductor substrate, and columnar electrodes are provided on the upper surface of connection pad portions of the wiring lines, and then a sealing film covers the semiconductor substrate except for these columnar electrodes.
  • the sealing film in order to reduce stress caused by the difference between the thermal expansion coefficients of the semiconductor substrate and the sealing film, has a three-layer structure which includes, starting from the side of the semiconductor substrate, a lower sealing film or layer having a large amount of silica particles mixed in epoxy resin, an intermediate sealing film or layer having a small amount of silica particles mixed in epoxy resin, and an upper sealing film or layer made of epoxy resin alone.
  • a sealing film formation film made of liquid epoxy resin with or without silica particles therein is formed on the semiconductor substrate by screen printing, and the liquid epoxy resin in the formation film is heated and hardened to form a sealing film.
  • the liquid resin is pressed on a screen by a squeegee, so that air is caught into the formation film as air bubbles. If such a film is hardened as it is, its strength and moisture resistant properties deteriorate because the air bubbles are scattered in the sealing film. Therefore, it is possible to carry out vacuum deaeration in a vacuum chamber after the screen printing, in order to remove the air bubbles scattered in the formation film.
  • the lower sealing layer of the sealing film is formed by the material having a large amount of silica particles mixed in the epoxy resin, so that when the diameter of the silica particle is greater than the distance between the wiring lines, the silica particle may not be contained between the wiring lines and may be placed to extend over the adjacent wiring lines.
  • the formation film is formed by the screen printing, there is a problem that air tends to remain as air bubbles in a gap under the silica particles placed to extend over the adjacent wiring lines, and the air bubbles are not easily removed by the vacuum deaeration and remain as they are between the wiring lines.
  • This invention is directed to provide a semiconductor device and a manufacturing method thereof which can prevent air bubbles resulting from fillers from remaining between wiring lines even when a sealing film is formed by a resin containing the fillers such as silica particles.
  • a semiconductor device comprising: a semiconductor substrate; a plurality of wiring lines which are provided on an upper side of the semiconductor substrate and which have connection pad portions; columnar electrodes provided on the connection pad portions of the wiring lines; a first sealing film provided around the columnar electrodes on the upper side of the semiconductor substrate and on the wiring lines; and a second sealing film provided on the first sealing film, wherein the first sealing film is made of a resin in which fillers are not mixed, and the second sealing film is made of a material in which fillers are mixed in a resin.
  • a semiconductor device manufacturing method comprising:
  • FIG. 1 is a sectional view of a semiconductor device as one embodiment of this invention
  • FIG. 2 is a sectional view of initially prepared components for the manufacture of the semiconductor device shown in FIG. 1 ;
  • FIG. 3 is a sectional view for a step following FIG. 2 ;
  • FIG. 4 is a sectional view for a step following FIG. 3 ;
  • FIG. 5 is a sectional view for a step following FIG. 4 ;
  • FIG. 6 is a sectional view for a step following FIG. 5 ;
  • FIG. 7 is a sectional view for a step following FIG. 6 ;
  • FIG. 8 is a schematic plan view of one example of a sealing film forming unit for forming first and second sealing films of the semiconductor device shown in FIG. 1 ;
  • FIG. 9 is a schematic sectional view substantially along the IX-IX line in FIG. 8 ;
  • FIG. 10 is a schematic plan view of an initial step in forming the first and second sealing films using the sealing film forming unit shown in FIGS. 8 and 9 ;
  • FIG. 11 is a schematic sectional view substantially along the XI-XI line in FIG. 10 ;
  • FIG. 12 is a schematic plan view for a step following FIGS. 10 and 11 ;
  • FIG. 13 is a schematic sectional view substantially along the XIII-XIII line in FIG. 12 ;
  • FIG. 14 is a schematic plan view for a step following FIGS. 12 and 13 ;
  • FIG. 15 is a schematic sectional view substantially along the XV-XV line in FIG. 14 ;
  • FIG. 16 is a schematic sectional view for a step following FIGS. 14 and 15 ;
  • FIG. 17 is a schematic sectional view for a step following FIG. 16 ;
  • FIG. 18 is a schematic plan view for a step following FIG. 17 ;
  • FIG. 19 is a schematic sectional view substantially along the IXX-IXX line in FIG. 18 ;
  • FIG. 20 is a schematic plan view for a step following FIGS. 18 and 19 ;
  • FIG. 21 is a schematic plan view for a step following FIG. 20 ;
  • FIG. 22 is a schematic sectional view substantially along the XXII-XXII line in FIG. 21 ;
  • FIG. 23 is a schematic plan view for a step following FIGS. 21 and 22 ;
  • FIG. 24 is a schematic sectional view substantially along the XXIV-XXIV line in FIG. 23 ;
  • FIG. 25 is a schematic plan view for a step following FIGS. 23 and 24 ;
  • FIG. 26 is a schematic sectional view substantially along the XXVI-XXVI line in FIG. 25 ;
  • FIG. 27 is a schematic plan view for a step following FIGS. 25 and 26 ;
  • FIG. 28 is a schematic sectional view substantially along the XXVIII-XXVIII line in FIG. 27 ;
  • FIG. 29 is a schematic sectional view for a step following FIGS. 27 and 28 ;
  • FIG. 30 is a schematic sectional view for a step following FIG. 29 ;
  • FIG. 31 is a schematic sectional view for a step following FIG. 30 ;
  • FIG. 32 is a schematic sectional view for a step following FIG. 31 ;
  • FIG. 33 is a schematic sectional view for a step following FIG. 32 ;
  • FIG. 34 is a schematic plan view for a step following FIG. 33 ;
  • FIG. 35 is a schematic plan view for a step following FIG. 34 ;
  • FIG. 36 is a schematic sectional view substantially along the XXXVI-XXXVI line in FIG. 35 .
  • FIG. 1 is a sectional view of a semiconductor device as one embodiment of this invention.
  • This semiconductor device comprises a silicon substrate (semiconductor substrate) 1 .
  • An integrated circuit (not shown) with a predetermined function is provided on the upper surface of the silicon substrate 1 , and a plurality of connection pads 2 made of, for example, an aluminum-based metal are provided in the peripheral part of the upper surface so that these connection pads are electrically connected to the integrated circuit.
  • An insulating film 3 made of, for example, an organic material or an inorganic material such as silicon oxide is provided on the connection pads 2 except for their centers and on the upper surface of the silicon substrate 1 .
  • the centers of the connection pads 2 are exposed via openings 4 formed in the insulating film 3 .
  • a protective film 5 made of polyimide-based resin is provided on the upper surface of the insulating film 3 .
  • the protective film 5 is not mixed with fillers such as silica particles. Openings 6 are provided in parts of the protective film 5 corresponding to the openings 4 of the insulating film 3 .
  • a foundation metal layer 7 made of, for example, copper is provided on the upper surface of the protective film 5 .
  • a wiring line 8 made of copper is provided on the entire upper surface of the foundation metal layer 7 .
  • One end of the wiring line 8 including the foundation metal layer 7 is electrically connected to the connection pad 2 via the openings 4 and 6 of the insulating film 3 and the protective film 5 .
  • a columnar electrode 9 made of copper is provided on the upper surface of the connection pad portion of each of the wiring lines 8 .
  • the columnar electrode 9 is not exclusively limited to but is typically about 30 to 120 ⁇ m in height.
  • First and second sealing films 10 and 11 are provided in this order on the upper surfaces of the wiring line 8 and the protective film 5 so that these films are located around the columnar electrodes 9 .
  • the first sealing film 10 is made of a synthetic resin such as epoxy resin (no fillers mixed therein) in which any additional material as fillers is mixed, completely covers the wiring line 8 , and is provided so that its upper surface may be flat.
  • the second sealing film 11 is made of a material in which fillers 11 b such as silica particles are mixed or distributed in a resin 11 a such as epoxy resin.
  • the second sealing film 11 is provided so that its upper surface may be flush with the upper surfaces of the columnar electrodes 9 .
  • a solder ball 12 is provided on the upper surface of the columnar electrode 9 .
  • the filler indicates a mixture for bringing the thermal expansion coefficient of the sealing film formed of the resin closer to the thermal expansion coefficient of the semiconductor substrate than when no fillers are present.
  • connection pads 2 made of the aluminum-based metal are provided on the upper surface of the silicon substrate (hereinafter referred to as a wafer 1 A) in a wafer state; the insulating film 3 made of, for example, silicon oxide, and the protective film 5 made of, for example, polyimide-based resin are provided in a region of the upper surfaces of the wafer 1 A and the connection pads 2 except for the centers of the connection pads 2 ; the foundation metal layers 7 made of, for example, copper is provided on the upper surface of the protective film 5 including the upper surfaces of the connection pads 2 exposed via the openings 4 and 6 provided in the insulating film 3 and the protective film 5 ; the wiring lines 8 made of copper are respectively provided on the entire upper surface of the foundation metal layers 7 ; and the columnar electrodes 9 made of copper are provided on the upper surfaces of the connection pad portions of the wiring line 8 .
  • regions indicated are provided on the upper surface of the connection pad portions of the wiring line 8 .
  • a first sealing film formation film 10 A made of, for example, liquid epoxy-based resin in which any additional material as fillers is not mixed is formed by spin coating described later around the columnar electrodes 9 on the upper surface of the protective film 5 and the wiring lines 8 to cover the wiring lines 8 , so that a gap between the wiring lines 8 is completely filled with the synthetic resin film 10 A, and so that the upper surface of the first sealing film formation film 10 A is substantially flat.
  • the first formation film 10 A has only to fill the gap between the wiring lines 8 and have a flat upper surface, and the thickness of this film on the protective film 5 is preferably about a few or several ⁇ m.
  • a second sealing film formation film 11 A made of the resin 11 a such as liquid epoxy resin containing the fillers 11 b such as silica particles at 60 to 95 weight percent is formed on the upper surface of the first formation film 10 A and the columnar electrodes 9 by screen printing described later so that the upper surface of the second formation film 11 A is slightly higher than the upper surface of the columnar electrode 9 . Therefore, in this condition, the upper surfaces of the columnar electrodes 9 are completely covered with the second formation film 11 A.
  • the gap or space between the wiring lines 8 is completely filled by the first formation film 10 A.
  • the diameter of the filler 11 b made of, for example, the silica particle is larger than the distance between the wiring lines 8 , and the filler 11 b is placed to extend over the adjacent wiring lines 8 , no space is formed between the adjacent wiring lines 8 under the placed filler 11 b, thus ensuring that the production of air bubbles due to this space can be prevented.
  • the second sealing film formation film 11 A is formed by the resin 11 a containing the fillers 11 b such as the silica particles, air bubbles due to the fillers 11 b can be prevented from remaining between the wiring lines 8 .
  • the first and second formation films 10 A and 11 A are hardened by a thermal treatment to form the first and second sealing films 10 and 11 .
  • the upper sides of the second sealing film 11 and the columnar electrodes 9 are polished, such that the upper surfaces of the columnar electrodes 9 are exposed, and the upper side of the second sealing film 11 and the exposed upper sides of the columnar electrodes 9 are planarized, as shown in FIG. 5 .
  • the solder balls 12 are formed on the exposed upper surfaces of the columnar electrodes 9 .
  • the wafer 1 A, the insulating film 3 , the protective film 5 and the first and second sealing films 10 and 11 are cut along the dicing lines 13 , thereby obtaining a plurality of semiconductor devices shown in FIG. 1 .
  • FIG. 8 is a schematic plan view of one example of the sealing film forming unit
  • FIG. 9 is a schematic sectional view substantially along the IX-IX line in FIG. 8 .
  • This sealing film forming unit is equipped with wafer transferring means 21 .
  • the wafer transferring mechanism or means 21 comprises a vertical support shaft 22 disposed movably in a vertical direction by a suitable driving mechanism.
  • the proximal end of a first horizontal arm 23 is pivotally attached to the upper surface of the support shaft 22 via a pivot mechanism (not shown).
  • the proximal end of a second horizontal arm 24 is pivotally attached to the upper surface of the distal end of the first arm 23 via a pivot mechanism (not shown).
  • the proximal end of a third horizontal arm 25 is pivotally attached to the upper surface of the distal end of the second arm 24 via a pivot mechanism (not shown).
  • the third arm 25 has a structure in which a vacuum suction mechanism (not shown) described later for vacuum-sucking the wafer 1 A on the upper surface of the distal end of this third arm 25 is provided.
  • a wafer cassette 26 is designed to be disposed at a predetermined position in the vicinity of the left side of the wafer transferring means 21 .
  • the wafer cassette 26 is open in one side (right side) at which the wafers 1 A are inserted into the cassette 26 and taken out therefrom,
  • the plurality of (in FIG. 9 , five for convenience) wafers 1 A are horizontally kept and placed at intervals in a vertical direction in the wafer cassette 26 .
  • the wafer 1 A referred to here means a component in which the columnar electrode 9 is provided on the upper surface of the connection pad portion of each of the wiring lines 8 provided on the wafer 1 A, as shown in FIG. 2 .
  • a spin coater 27 is disposed in the vicinity of the upper side of the wafer transferring means 21 (in the drawing).
  • the spin coater 27 comprises a cup 28 , as is also shown in FIG. 13 .
  • a rotation vertical shaft 29 is inserted through the center of the bottom of the cup 28 in a rotatable and vertically movable manner.
  • a spin coat stage 30 is provided at the top of the rotation shaft 29 .
  • the spin coat stage 30 is structured to have a vacuum suction mechanism (not shown) for vacuum-sucking the wafer 1 A on the upper surface of the stage 30 , and to have a plurality of, for example, four support pins 31 which can appear on the upper side of this stage and is movable in a vertical direction.
  • a resin drop nozzle arm 32 is disposed pivotally with its support shaft 33 at a predetermined place outside the cup 28 .
  • An edge rinse nozzle arm 34 is disposed pivotally with its support shaft 35 at another predetermined place outside the cup 28 . Then, in an initial condition shown in FIG. 8 , the spin coat stage 30 is located at an upper limit position together with the rotation shaft 29 , and the support pins 31 protrude from the upper surface of the stage, and moreover, both of the nozzle arms 32 and 34 are located outside the cup 28 .
  • a print stage 36 is disposed in the vicinity of the right side of the wafer transferring means 21 (in the drawing).
  • the print stage 36 has a vacuum suction mechanism (not shown) for vacuum-sucking the wafer 1 A on the upper surface of the stage 36 , and has a plurality of, for example, four vertical support pins 37 which can appear on the upper side of this stage.
  • the print stage 36 is horizontally movable in left and right directions. In the initial state shown in FIGS. 8 and 9 , by a suitable driving means (not shown), the print stage 36 is located at a leftward movement limit position, and the support pins 37 protrude from the upper surface of the stage.
  • a metal mask 38 having a circular opening 39 is vertically (in a direction normal to the paper surface of the drawing) movably disposed in the vicinity of the right side of the print stage 36 .
  • a squeegee 40 is disposed on the upper side of the metal mask 38 movably in a predetermined direction (right and left directions in the drawing). Then, in the initial condition shown in FIGS. 8 and 9 , by a suitable driving means (not shown), the metal mask 38 is located at an upper limit position together with the squeegee 40 .
  • a vacuum deaerating case 41 is provided in the vicinity of the lower side of the wafer transferring means 21 (in the drawing).
  • the vacuum deaerating case 41 can be entirely sealed when its door 42 is closed, and a vacuum is kept in the vacuum deaerating case 41 during an unshown vacuum pump is driven.
  • a deaerating wafer cassette 43 having the same configuration as that of the wafer cassette 26 is disposed so that its open one side is located on the side of the door 42 .
  • the wafer cassette 26 is disposed at a predetermined position on the left side of the wafer transferring means 21 .
  • a plurality of wafers 1 A are placed at intervals in the vertical direction in the wafer cassette 26 .
  • the door 42 of the vacuum deaerating case 41 is opened as indicated by a chain line in FIG. 8 . In this case, no wafer is placed in the deaerating wafer cassette 43 .
  • the support shaft 22 of the wafer transferring means 21 is vertically moved, and the first to third arms 23 to 25 properly move within a horizontal plane, such that the distal end of the third arm 25 is located under the center of the lower surface of the wafer 1 A placed at the top in the wafer cassette 26 , and the center of the lower surface of the wafer 1 A is vacuum-sucked onto the upper surface of the distal end of the third arm 25 .
  • the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 properly move such that the lower surface of the wafer 1 A vacuum-sucked onto the upper surface of the distal end of the third arm 25 is positioned and mounted on the plurality of support pins 31 protruding on the upper side of the spin coat stage 30 . Then, the vacuum suction of the wafer 1 A by the upper surface of the distal end of the third arm 25 is cancelled.
  • the first to third arms 23 to 25 of the wafer transferring means 21 properly move and are located at initial positions shown in FIG. 8 in a planar view.
  • the plurality of support pins 31 protruding on the upper side of the spin coat stage 30 descend and are completely inserted in the spin coat stage 30 such that the wafer 1 A is mounted and vacuum-sucked onto a predetermined place or center of the upper surface of the spin coat stage 30 .
  • the spin coat stage 30 descends by moving the rotation shaft 29 in a lower direction and is located at a lower limit position. Then, the resin drop nozzle arm 32 rotates by the limited rotation of the support shaft 33 , thus bringing its distal end above the center of the wafer 1 A vacuum-sucked onto the upper surface of the spin coat stage 30 .
  • the shaft 29 is rotated to also rotate the spin coat stage 30 and thus the wafer 1 A vacuum-sucked onto its upper surface, and a predetermined amount of a liquid resin is dropped onto the center of the wafer 1 A from the distal end opening of the resin drop nozzle arm 32 , so that the liquid resin is spread over the wafer 1 A for forming the first formation film 10 A on the entire upper surface of the wafer 1 A (see FIG. 3 ).
  • the thickness (thickness on the protective film 5 shown in FIG. 3 ) of the first formation film 10 A is determined by the viscosity of the liquid resin, a rotation number, the amount of a solvent in the liquid resin, etc., it is only necessary that the gap between the wiring lines 8 shown in FIG. 3 be completely filled and the upper surface of the filled material be flat, and the thickness of the first formation film 10 A is preferably about several ⁇ m. Further, the viscosity of the liquid resin is preferably 2000 cp or less. Moreover, in this case, as the first formation film 10 A is formed in the atmosphere, air is caught into the second formation film 11 A as air bubbles.
  • the resin drop nozzle arm 32 is rotated by the support shaft 33 to return to an initial position outside the cup 28 .
  • the edge rinse nozzle arm 34 is rotated by the support shaft 35 b so that its distal end is located above the peripheral part of the first formation film 10 A on the wafer 1 A supported by the stage 30 .
  • the stage and thus the wafer 1 A are rotated, and a rinse agent made of, for example, the same solution as the solution in the liquid resin is supplied onto the peripheral part of the first formation film 11 A from the distal end port of the edge rinse nozzle arm 34 .
  • the peripheral part of the first formation film 10 A is removed, such that the peripheral part on the wafer 1 A is exposed for use in alignment in the subsequent step.
  • the edge rinse nozzle arm 34 is rotated by the support shaft 35 to return to an initial position outside the cup 28 , and the rotation shaft 29 stops.
  • the spin coat stage 30 is moved in an upper direction by the rotation shaft 29 , and is located at an upper limit position. Then, the plurality of support pins 31 are upwardly protruded from the upper surface of the spin coat stage 30 , so that the wafer 1 A is properly lifted and supported by the support pins 31 above the upper surface of the spin coat stage 30 .
  • the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved such that the distal end of the third arm 25 is located under the center of the lower surface of the wafer 1 A supported by the plurality of support pins 31 , and the center of the lower surface of the wafer 1 A is vacuum-sucked onto the upper surface of the distal end of the third arm 25 .
  • the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 properly move such that the distal end of the third arm 25 and thus the wafer 1 A thereon are transferred into the vacuum deaerating case 41 and further into a predetermined place within the deaerating wafer cassette 43 , and then the wafer 1 A vacuum-sucked onto the upper surface of the distal end of the third arm 25 is placed at the top (uppermost shelf) in the deaerating wafer cassette 43 . Then, the vacuum suction of the wafer 1 A by the upper surface of the distal end of the third arm 25 is cancelled.
  • the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved and located at the initial positions shown in FIG. 8 in a planar view.
  • the height of the support shaft 22 is adjusted so that the distal end of the third arm 25 is located at a position at which it is located under the next wafer 1 A placed at the second position from the top in the wafer cassette 26 .
  • the operation as described above is repeated, such that the wafer 1 A placed at the second position from the top in the wafer cassette 26 is taken out, and the first sealing film formation film 10 A is formed on this wafer 1 A taken out, and then this wafer 1 A is placed at the second position from the top in the deaerating wafer cassette 43 .
  • similar operations are repeated, such that the wafers 1 A placed at the third and subsequent positions from the top in the wafer cassette 26 are sequentially taken out, and the first sealing film formation films 10 A are formed on these wafers 1 A taken out, and then these wafers 1 A are placed at the third and subsequent positions from the top in the deaerating wafer cassette 43 .
  • the door 42 is closed, so that the vacuum deaerating case 41 is sealed.
  • the vacuum pump (not shown) is driven to evacuate the inner space of the vacuum deaerating case 41 , thereby removing at a time air bubbles scattered within the first formation films 10 A on all the wafers 1 A placed in the deaerating wafer cassette 43 . Then, the vacuum pump is stopped, and the air is brought back into the vacuum deaerating case 41 .
  • the time for forming the first formation film 10 A by the spin coating is about 60 seconds at most, but the sum of exhaust time by the vacuum pump and the time for bringing the air back into the vacuum deaerating case 41 is relatively long and about 3 to 20 minutes, so that deaerating the plurality of wafers 1 A at a time can reduce the whole processing time.
  • the door 42 is opened. Further, the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved to sequentially take out all the wafers 1 A placed in the deaerating wafer cassette 43 , and these wafers 1 A taken out are returned to the original positions in the wafer cassette 26 .
  • the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved to locate the distal end of the third arm 25 under the center of the lower surface of the wafer 1 A placed at the top in the wafer cassette 26 , and the center of the lower surface of the wafer 1 A is vacuum-sucked onto the upper surface of the distal end of the third arm 25 .
  • the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved such that the lower surface of the wafer 1 A vacuum-sucked onto the upper surface of the distal end of the third arm 25 is positioned and mounted on the plurality of support pins 37 protruding on the upper side of the print stage 36 . Then, the vacuum suction of the wafer 1 A by the upper surface of the distal end of the third arm 25 is cancelled.
  • the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved and located at the initial positions shown in FIG. 8 in a planar view. Then, the plurality of support pins 37 protruding on the upper side of the print stage 36 descend and are located within the print stage 36 such that the wafer 1 A is mounted and vacuum-sucked onto a predetermined place of the upper surface of the print stage 36 .
  • the print stage 36 is moved rightward and located at a rightward movement limit position under the metal mask 38 located at the upper limit position.
  • a sealing material 44 made of a liquid resin containing fillers is supplied, by unshown liquid resin supply means, to the upper surface of the metal mask 38 on the right of the squeegee 40 located at a leftward movement limit position.
  • the metal mask 38 descends together with the squeegee 40 by a suitable driving means, and the lower surface of the metal mask 38 around the opening 39 is mounted on the upper surface of the peripheral part of the wafer 1 A vacuum-sucked onto the print stage 36 .
  • the planar size of the opening 39 of the metal mask 38 is the same as the planar size of the first formation film 10 A formed on the wafer 1 A.
  • the first formation film 10 A is disposed within the opening 39 of the metal mask 38 .
  • the squeegee 40 is moved rightward on the metal mask 38 , such that the second formation film 11 A made of the sealing material 44 is formed on the upper surface of the first formation film 10 A within the opening 39 of the metal mask 38 (see FIG. 4 ).
  • the screen printing is carried out in the atmosphere, air is caught into the second formation film 11 A as air bubbles.
  • the metal mask 38 ascends together with the squeegee 40 back to the initial upper limit position.
  • the squeegee 40 moves leftward at an appropriate point and returns to the initial leftward movement limit position. Further, the print stage 36 is moved leftward and returned to the initial leftward movement limit position.
  • the plurality of support pins 37 protrude onto the upper side of the print stage 36 , and the wafer 1 A is properly lifted by and supported on the support pins 37 .
  • the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved such that the distal end of the third arm 25 is located under the center of the lower surface of the wafer 1 A supported by the plurality of support pins 37 , and the center of the lower surface of the wafer 1 A is vacuum-sucked onto the upper surface of the distal end of the third arm 25 .
  • the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved such that the distal end of the third arm 25 moves into the vacuum deaerating case 41 and further into a predetermined place within the deaerating wafer cassette 43 , and the wafer 1 A vacuum-sucked onto the upper surface of the distal end of the third arm 25 is placed at the top in the deaerating wafer cassette 43 . Then, the vacuum suction of the wafer 1 A onto the upper surface of the distal end of the third arm 25 is cancelled.
  • the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved and located at the initial positions shown in FIG. 8 in a planar view.
  • the third arm 25 is located at a position at which it can move onto the lower side of the wafer 1 A placed at the second position from the top in the wafer cassette 26 .
  • the operation as described above is repeated, such that the wafer 1 A placed at the second position from the top in the wafer cassette 26 is taken out, and the second formation film 11 A is formed on the first formation film 10 A on this wafer 1 A taken out, and then this wafer 1 A is placed at the second position from the top in the deaerating wafer cassette 43 .
  • similar operations are repeated, such that the wafers 1 A placed at the third and subsequent positions from the top in the wafer cassette 26 are sequentially taken out, and the second formation films 11 A are formed on the first formation films 10 A on these wafers 1 A taken out, and then these wafers 1 A are sequentially placed at the third and subsequent positions from the top in the deaerating wafer cassette 43 .
  • the door 42 is closed, and the vacuum deaerating case 41 is sealed. Further, the vacuum pump (not shown) is driven to form a vacuum in the vacuum deaerating case 41 , thereby removing at a time air bubbles scattered within the second formation films 11 A on the plurality of wafers 1 A placed in the deaerating wafer cassette 43 . Then, the vacuum pump is stopped, and the air is brought back into the vacuum deaerating case 41 .
  • the time for forming the second formation film 11 A by the screen printing is about 60 seconds at most, but the sum of exhaust time by the vacuum pump and the time for bringing the air back into the vacuum deaerating case 41 is relatively long and about 3 to 20 minutes, so that deaerating the plurality of wafers 1 A at a time can reduce the whole processing time.
  • the door 42 is opened. Further, the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved to sequentially take out the plurality of wafers 1 A placed in the deaerating wafer cassette 43 , and these wafers 1 A taken out are returned to the original positions in the wafer cassette 26 . Then, the wafer cassette 26 is transferred to a thermal treatment unit (not shown) where the first and second formation films 10 A and 11 A on the plurality of wafers 1 A placed in the deaerating wafer cassette 43 are hardened at a time by a thermal treatment to form the first and second sealing films 10 and 11 (see FIG. 4 ).
  • a thermal treatment unit not shown
  • the amount of air caught as air bubbles into the second formation film 11 A is large because the surface forming the second formation film 11 A is an uneven surface formed by the upper surface of the protective film 5 including the wiring lines 8 .
  • the air bubbles which have reached and come out of the surface of the second formation film 11 A expand and vanish, a large number of bubble traces which are crater-shaped depressions formed on the surface of the second formation film 11 A are produced and may remain on the surface of the second sealing film 11 even after the subsequent polishing step shown in FIG. 5 , which leads to, for example, the decrease of strength.
  • the rate of bubble traces remaining on the surface of the second sealing film 11 can be decreased.
  • a resin supply spray nozzle capable of scanning in XY directions may be used instead of the resin drop nozzle arm 32 .
  • the resin supply spray nozzle scans in the XY directions with the wafer 1 A in a fixed state to apply the liquid resin, so that the edge rinse nozzle arm 34 can also be omitted if a portion of the peripheral part on the wafer 1 A for use in alignment in the subsequent step is covered with a mask.
  • the vacuum deaerating case 41 may be composed of a lower case and an upper case, and the upper case may be vertically moved to open/close the vacuum deaerating case 41 .
  • the first sealing film formation film made of the liquid resin alone is formed to fill the gap between the wiring lines, so that even if the second sealing film formation film is formed by the liquid resin containing the fillers such as the silica particles, air bubbles due to the fillers can be prevented from remaining between the wiring lines.

Abstract

A semiconductor device includes a plurality of wiring lines which are provided on an upper side of a semiconductor substrate and which have connection pad portions, Columnar electrodes are provided on the connection pad portions of the wiring lines. A first sealing film is provided around the columnar electrodes on the upper side of the semiconductor substrate and on the wiring lines. A second sealing film is provided on the first sealing film. The first sealing film is made of a resin in which fillers are not mixed, and the second sealing film is made of a material in which fillers are mixed in a resin.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is based upon and claims the benefit of priority from prior Japanese Patent Application No. 2006-260349, filed Sep. 26, 2006, the entire contents of which are incorporated herein by reference.
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • This invention relates to a semiconductor device having a sealing film and a manufacturing method thereof.
  • 2. Description of the Related Art
  • There has been known a semiconductor device called a chip size package (CSP) described in, for example, Jpn. Pat. Appln. KOKAI Publication No. 2000-22052. The semiconductor device described in this Jpn. Pat. Appln. KOKAI Publication has a structure in which wiring lines are provided on a semiconductor substrate, and columnar electrodes are provided on the upper surface of connection pad portions of the wiring lines, and then a sealing film covers the semiconductor substrate except for these columnar electrodes. In this case, in order to reduce stress caused by the difference between the thermal expansion coefficients of the semiconductor substrate and the sealing film, the sealing film has a three-layer structure which includes, starting from the side of the semiconductor substrate, a lower sealing film or layer having a large amount of silica particles mixed in epoxy resin, an intermediate sealing film or layer having a small amount of silica particles mixed in epoxy resin, and an upper sealing film or layer made of epoxy resin alone.
  • In a general sealing film forming method that is known, a sealing film formation film made of liquid epoxy resin with or without silica particles therein is formed on the semiconductor substrate by screen printing, and the liquid epoxy resin in the formation film is heated and hardened to form a sealing film.
  • On the other hand, if the screen printing is carried out in the atmosphere, the liquid resin is pressed on a screen by a squeegee, so that air is caught into the formation film as air bubbles. If such a film is hardened as it is, its strength and moisture resistant properties deteriorate because the air bubbles are scattered in the sealing film. Therefore, it is possible to carry out vacuum deaeration in a vacuum chamber after the screen printing, in order to remove the air bubbles scattered in the formation film.
  • However, in the conventional semiconductor device described above, the lower sealing layer of the sealing film is formed by the material having a large amount of silica particles mixed in the epoxy resin, so that when the diameter of the silica particle is greater than the distance between the wiring lines, the silica particle may not be contained between the wiring lines and may be placed to extend over the adjacent wiring lines. In such a case, when the formation film is formed by the screen printing, there is a problem that air tends to remain as air bubbles in a gap under the silica particles placed to extend over the adjacent wiring lines, and the air bubbles are not easily removed by the vacuum deaeration and remain as they are between the wiring lines.
  • BRIEF SUMMARY OF THE INVENTION
  • This invention is directed to provide a semiconductor device and a manufacturing method thereof which can prevent air bubbles resulting from fillers from remaining between wiring lines even when a sealing film is formed by a resin containing the fillers such as silica particles.
  • According to a first aspect of the invention there is provided a semiconductor device comprising: a semiconductor substrate; a plurality of wiring lines which are provided on an upper side of the semiconductor substrate and which have connection pad portions; columnar electrodes provided on the connection pad portions of the wiring lines; a first sealing film provided around the columnar electrodes on the upper side of the semiconductor substrate and on the wiring lines; and a second sealing film provided on the first sealing film, wherein the first sealing film is made of a resin in which fillers are not mixed, and the second sealing film is made of a material in which fillers are mixed in a resin.
  • Furthermore, according to a second aspect of the invention there is provided a semiconductor device manufacturing method comprising:
  • forming a plurality of wiring lines on an upper side of a semiconductor wafer, and respectively forming columnar electrodes on connection pad portions of the wiring lines;
  • forming a first sealing film formation film made of a liquid resin on an upper side of the wafer in the atmosphere to fill a gap between the wiring lines;
  • carrying out vacuum deaeration for the first sealing film formation film;
  • forming a second sealing film formation film made of a liquid resin containing fillers on the first sealing film formation film in the atmosphere;
  • carrying out the vacuum deaeration for the second sealing film formation film;
  • hardening the first and second sealing film formation films by a thermal treatment to form first and second sealing films; and
  • cutting the semiconductor wafer and the first and second sealing films to obtain a plurality of semiconductor devices.
  • Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out hereinafter.
  • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING
  • The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention, and together with the general description given above and the detailed description of the embodiments given below, serve to explain the principles of the invention.
  • FIG. 1 is a sectional view of a semiconductor device as one embodiment of this invention;
  • FIG. 2 is a sectional view of initially prepared components for the manufacture of the semiconductor device shown in FIG. 1;
  • FIG. 3 is a sectional view for a step following FIG. 2;
  • FIG. 4 is a sectional view for a step following FIG. 3;
  • FIG. 5 is a sectional view for a step following FIG. 4;
  • FIG. 6 is a sectional view for a step following FIG. 5;
  • FIG. 7 is a sectional view for a step following FIG. 6;
  • FIG. 8 is a schematic plan view of one example of a sealing film forming unit for forming first and second sealing films of the semiconductor device shown in FIG. 1;
  • FIG. 9 is a schematic sectional view substantially along the IX-IX line in FIG. 8;
  • FIG. 10 is a schematic plan view of an initial step in forming the first and second sealing films using the sealing film forming unit shown in FIGS. 8 and 9;
  • FIG. 11 is a schematic sectional view substantially along the XI-XI line in FIG. 10;
  • FIG. 12 is a schematic plan view for a step following FIGS. 10 and 11;
  • FIG. 13 is a schematic sectional view substantially along the XIII-XIII line in FIG. 12;
  • FIG. 14 is a schematic plan view for a step following FIGS. 12 and 13;
  • FIG. 15 is a schematic sectional view substantially along the XV-XV line in FIG. 14;
  • FIG. 16 is a schematic sectional view for a step following FIGS. 14 and 15;
  • FIG. 17 is a schematic sectional view for a step following FIG. 16;
  • FIG. 18 is a schematic plan view for a step following FIG. 17;
  • FIG. 19 is a schematic sectional view substantially along the IXX-IXX line in FIG. 18;
  • FIG. 20 is a schematic plan view for a step following FIGS. 18 and 19;
  • FIG. 21 is a schematic plan view for a step following FIG. 20;
  • FIG. 22 is a schematic sectional view substantially along the XXII-XXII line in FIG. 21;
  • FIG. 23 is a schematic plan view for a step following FIGS. 21 and 22;
  • FIG. 24 is a schematic sectional view substantially along the XXIV-XXIV line in FIG. 23;
  • FIG. 25 is a schematic plan view for a step following FIGS. 23 and 24;
  • FIG. 26 is a schematic sectional view substantially along the XXVI-XXVI line in FIG. 25;
  • FIG. 27 is a schematic plan view for a step following FIGS. 25 and 26;
  • FIG. 28 is a schematic sectional view substantially along the XXVIII-XXVIII line in FIG. 27;
  • FIG. 29 is a schematic sectional view for a step following FIGS. 27 and 28;
  • FIG. 30 is a schematic sectional view for a step following FIG. 29;
  • FIG. 31 is a schematic sectional view for a step following FIG. 30;
  • FIG. 32 is a schematic sectional view for a step following FIG. 31;
  • FIG. 33 is a schematic sectional view for a step following FIG. 32;
  • FIG. 34 is a schematic plan view for a step following FIG. 33;
  • FIG. 35 is a schematic plan view for a step following FIG. 34; and
  • FIG. 36 is a schematic sectional view substantially along the XXXVI-XXXVI line in FIG. 35.
  • DETAILED DESCRIPTION OF THE INVENTION
  • FIG. 1 is a sectional view of a semiconductor device as one embodiment of this invention. This semiconductor device comprises a silicon substrate (semiconductor substrate) 1. An integrated circuit (not shown) with a predetermined function is provided on the upper surface of the silicon substrate 1, and a plurality of connection pads 2 made of, for example, an aluminum-based metal are provided in the peripheral part of the upper surface so that these connection pads are electrically connected to the integrated circuit.
  • An insulating film 3 made of, for example, an organic material or an inorganic material such as silicon oxide is provided on the connection pads 2 except for their centers and on the upper surface of the silicon substrate 1. The centers of the connection pads 2 are exposed via openings 4 formed in the insulating film 3. A protective film 5 made of polyimide-based resin is provided on the upper surface of the insulating film 3. The protective film 5 is not mixed with fillers such as silica particles. Openings 6 are provided in parts of the protective film 5 corresponding to the openings 4 of the insulating film 3.
  • A foundation metal layer 7 made of, for example, copper is provided on the upper surface of the protective film 5. A wiring line 8 made of copper is provided on the entire upper surface of the foundation metal layer 7. One end of the wiring line 8 including the foundation metal layer 7 is electrically connected to the connection pad 2 via the openings 4 and 6 of the insulating film 3 and the protective film 5. A columnar electrode 9 made of copper is provided on the upper surface of the connection pad portion of each of the wiring lines 8. The columnar electrode 9 is not exclusively limited to but is typically about 30 to 120 μm in height.
  • First and second sealing films 10 and 11 are provided in this order on the upper surfaces of the wiring line 8 and the protective film 5 so that these films are located around the columnar electrodes 9. The first sealing film 10 is made of a synthetic resin such as epoxy resin (no fillers mixed therein) in which any additional material as fillers is mixed, completely covers the wiring line 8, and is provided so that its upper surface may be flat. The second sealing film 11 is made of a material in which fillers 11 b such as silica particles are mixed or distributed in a resin 11 a such as epoxy resin. The second sealing film 11 is provided so that its upper surface may be flush with the upper surfaces of the columnar electrodes 9. A solder ball 12 is provided on the upper surface of the columnar electrode 9.
  • In this specification, the filler indicates a mixture for bringing the thermal expansion coefficient of the sealing film formed of the resin closer to the thermal expansion coefficient of the semiconductor substrate than when no fillers are present.
  • Next, one example of a method of manufacturing this semiconductor device will be described. First, as shown in FIG. 2, an assembly is prepared wherein: the connection pads 2 made of the aluminum-based metal are provided on the upper surface of the silicon substrate (hereinafter referred to as a wafer 1A) in a wafer state; the insulating film 3 made of, for example, silicon oxide, and the protective film 5 made of, for example, polyimide-based resin are provided in a region of the upper surfaces of the wafer 1A and the connection pads 2 except for the centers of the connection pads 2; the foundation metal layers 7 made of, for example, copper is provided on the upper surface of the protective film 5 including the upper surfaces of the connection pads 2 exposed via the openings 4 and 6 provided in the insulating film 3 and the protective film 5; the wiring lines 8 made of copper are respectively provided on the entire upper surface of the foundation metal layers 7; and the columnar electrodes 9 made of copper are provided on the upper surfaces of the connection pad portions of the wiring line 8. In FIG. 2, regions indicated by a numeral 13 correspond to dicing lines.
  • Next, as shown in FIG. 3, a first sealing film formation film 10A made of, for example, liquid epoxy-based resin in which any additional material as fillers is not mixed is formed by spin coating described later around the columnar electrodes 9 on the upper surface of the protective film 5 and the wiring lines 8 to cover the wiring lines 8, so that a gap between the wiring lines 8 is completely filled with the synthetic resin film 10A, and so that the upper surface of the first sealing film formation film 10A is substantially flat. In this case, the first formation film 10A has only to fill the gap between the wiring lines 8 and have a flat upper surface, and the thickness of this film on the protective film 5 is preferably about a few or several μm. As the spin coating is carried out in the atmosphere as described later, air is caught into the first sealing film formation film 10A as air bubbles. Therefore, the air bubbles caught in the first formation film 10A are then removed by vacuum deaeration described later. Next, as shown in FIG. 4, a second sealing film formation film 11A made of the resin 11 a such as liquid epoxy resin containing the fillers 11 b such as silica particles at 60 to 95 weight percent is formed on the upper surface of the first formation film 10A and the columnar electrodes 9 by screen printing described later so that the upper surface of the second formation film 11A is slightly higher than the upper surface of the columnar electrode 9. Therefore, in this condition, the upper surfaces of the columnar electrodes 9 are completely covered with the second formation film 11A.
  • In this case, the gap or space between the wiring lines 8 is completely filled by the first formation film 10A. Thus, even when the diameter of the filler 11 b made of, for example, the silica particle is larger than the distance between the wiring lines 8, and the filler 11 b is placed to extend over the adjacent wiring lines 8, no space is formed between the adjacent wiring lines 8 under the placed filler 11 b, thus ensuring that the production of air bubbles due to this space can be prevented. Thus, even if the second sealing film formation film 11A is formed by the resin 11 a containing the fillers 11 b such as the silica particles, air bubbles due to the fillers 11 b can be prevented from remaining between the wiring lines 8.
  • Since the above-mentioned screen printing is carried out in the atmosphere as described later, air is caught into the second formation film 11A as air bubbles. Therefore, the air bubbles caught in the second formation film 11A are then removed by the vacuum deaeration described later. Then, the first and second formation films 10A and 11A are hardened by a thermal treatment to form the first and second sealing films 10 and 11.
  • Next, the upper sides of the second sealing film 11 and the columnar electrodes 9 are polished, such that the upper surfaces of the columnar electrodes 9 are exposed, and the upper side of the second sealing film 11 and the exposed upper sides of the columnar electrodes 9 are planarized, as shown in FIG. 5. Then, as shown in FIG. 6, the solder balls 12 are formed on the exposed upper surfaces of the columnar electrodes 9. Then, as shown in FIG. 7, the wafer 1A, the insulating film 3, the protective film 5 and the first and second sealing films 10 and 11 are cut along the dicing lines 13, thereby obtaining a plurality of semiconductor devices shown in FIG. 1.
  • Next will be described a sealing film forming unit for forming the first and second sealing films 10 and 11 of the semiconductor device shown in FIG. 1. FIG. 8 is a schematic plan view of one example of the sealing film forming unit, and FIG. 9 is a schematic sectional view substantially along the IX-IX line in FIG. 8. This sealing film forming unit is equipped with wafer transferring means 21.
  • The wafer transferring mechanism or means 21 comprises a vertical support shaft 22 disposed movably in a vertical direction by a suitable driving mechanism. The proximal end of a first horizontal arm 23 is pivotally attached to the upper surface of the support shaft 22 via a pivot mechanism (not shown). The proximal end of a second horizontal arm 24 is pivotally attached to the upper surface of the distal end of the first arm 23 via a pivot mechanism (not shown). The proximal end of a third horizontal arm 25 is pivotally attached to the upper surface of the distal end of the second arm 24 via a pivot mechanism (not shown). The third arm 25 has a structure in which a vacuum suction mechanism (not shown) described later for vacuum-sucking the wafer 1A on the upper surface of the distal end of this third arm 25 is provided.
  • In FIGS. 8 and 9, a wafer cassette 26 is designed to be disposed at a predetermined position in the vicinity of the left side of the wafer transferring means 21. The wafer cassette 26 is open in one side (right side) at which the wafers 1A are inserted into the cassette 26 and taken out therefrom, The plurality of (in FIG. 9, five for convenience) wafers 1A are horizontally kept and placed at intervals in a vertical direction in the wafer cassette 26. The wafer 1A referred to here means a component in which the columnar electrode 9 is provided on the upper surface of the connection pad portion of each of the wiring lines 8 provided on the wafer 1A, as shown in FIG. 2.
  • In FIG. 8, a spin coater 27 is disposed in the vicinity of the upper side of the wafer transferring means 21 (in the drawing). The spin coater 27 comprises a cup 28, as is also shown in FIG. 13. A rotation vertical shaft 29 is inserted through the center of the bottom of the cup 28 in a rotatable and vertically movable manner. A spin coat stage 30 is provided at the top of the rotation shaft 29. The spin coat stage 30 is structured to have a vacuum suction mechanism (not shown) for vacuum-sucking the wafer 1A on the upper surface of the stage 30, and to have a plurality of, for example, four support pins 31 which can appear on the upper side of this stage and is movable in a vertical direction.
  • A resin drop nozzle arm 32 is disposed pivotally with its support shaft 33 at a predetermined place outside the cup 28. An edge rinse nozzle arm 34 is disposed pivotally with its support shaft 35 at another predetermined place outside the cup 28. Then, in an initial condition shown in FIG. 8, the spin coat stage 30 is located at an upper limit position together with the rotation shaft 29, and the support pins 31 protrude from the upper surface of the stage, and moreover, both of the nozzle arms 32 and 34 are located outside the cup 28.
  • In FIGS. 8 and 9, a print stage 36 is disposed in the vicinity of the right side of the wafer transferring means 21 (in the drawing). The print stage 36 has a vacuum suction mechanism (not shown) for vacuum-sucking the wafer 1A on the upper surface of the stage 36, and has a plurality of, for example, four vertical support pins 37 which can appear on the upper side of this stage. In FIGS. 8 and 9, the print stage 36 is horizontally movable in left and right directions. In the initial state shown in FIGS. 8 and 9, by a suitable driving means (not shown), the print stage 36 is located at a leftward movement limit position, and the support pins 37 protrude from the upper surface of the stage.
  • In FIGS. 8 and 9, a metal mask 38 having a circular opening 39 is vertically (in a direction normal to the paper surface of the drawing) movably disposed in the vicinity of the right side of the print stage 36. A squeegee 40 is disposed on the upper side of the metal mask 38 movably in a predetermined direction (right and left directions in the drawing). Then, in the initial condition shown in FIGS. 8 and 9, by a suitable driving means (not shown), the metal mask 38 is located at an upper limit position together with the squeegee 40.
  • In FIG. 8, a vacuum deaerating case 41 is provided in the vicinity of the lower side of the wafer transferring means 21 (in the drawing). The vacuum deaerating case 41 can be entirely sealed when its door 42 is closed, and a vacuum is kept in the vacuum deaerating case 41 during an unshown vacuum pump is driven. Inside the vacuum deaerating case 41, a deaerating wafer cassette 43 having the same configuration as that of the wafer cassette 26 is disposed so that its open one side is located on the side of the door 42.
  • Next, the operation of this sealing film forming unit will be described. First, as shown in FIGS. 8 and 9, the wafer cassette 26 is disposed at a predetermined position on the left side of the wafer transferring means 21. In this case, a plurality of wafers 1A are placed at intervals in the vertical direction in the wafer cassette 26. Moreover, the door 42 of the vacuum deaerating case 41 is opened as indicated by a chain line in FIG. 8. In this case, no wafer is placed in the deaerating wafer cassette 43.
  • Next, as shown in FIGS. 10 and 11, the support shaft 22 of the wafer transferring means 21 is vertically moved, and the first to third arms 23 to 25 properly move within a horizontal plane, such that the distal end of the third arm 25 is located under the center of the lower surface of the wafer 1A placed at the top in the wafer cassette 26, and the center of the lower surface of the wafer 1A is vacuum-sucked onto the upper surface of the distal end of the third arm 25.
  • Next, as shown in FIGS. 12 and 13, the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 properly move such that the lower surface of the wafer 1A vacuum-sucked onto the upper surface of the distal end of the third arm 25 is positioned and mounted on the plurality of support pins 31 protruding on the upper side of the spin coat stage 30. Then, the vacuum suction of the wafer 1A by the upper surface of the distal end of the third arm 25 is cancelled.
  • Next, as shown in FIGS. 14 and 15, the first to third arms 23 to 25 of the wafer transferring means 21 properly move and are located at initial positions shown in FIG. 8 in a planar view. The plurality of support pins 31 protruding on the upper side of the spin coat stage 30 descend and are completely inserted in the spin coat stage 30 such that the wafer 1A is mounted and vacuum-sucked onto a predetermined place or center of the upper surface of the spin coat stage 30.
  • Next, as shown in FIG. 16, the spin coat stage 30 descends by moving the rotation shaft 29 in a lower direction and is located at a lower limit position. Then, the resin drop nozzle arm 32 rotates by the limited rotation of the support shaft 33, thus bringing its distal end above the center of the wafer 1A vacuum-sucked onto the upper surface of the spin coat stage 30. Then, the shaft 29 is rotated to also rotate the spin coat stage 30 and thus the wafer 1A vacuum-sucked onto its upper surface, and a predetermined amount of a liquid resin is dropped onto the center of the wafer 1A from the distal end opening of the resin drop nozzle arm 32, so that the liquid resin is spread over the wafer 1A for forming the first formation film 10A on the entire upper surface of the wafer 1A (see FIG. 3).
  • In this case, while the thickness (thickness on the protective film 5 shown in FIG. 3) of the first formation film 10A is determined by the viscosity of the liquid resin, a rotation number, the amount of a solvent in the liquid resin, etc., it is only necessary that the gap between the wiring lines 8 shown in FIG. 3 be completely filled and the upper surface of the filled material be flat, and the thickness of the first formation film 10A is preferably about several μm. Further, the viscosity of the liquid resin is preferably 2000 cp or less. Moreover, in this case, as the first formation film 10A is formed in the atmosphere, air is caught into the second formation film 11A as air bubbles.
  • Next, as shown in FIG. 17, the resin drop nozzle arm 32 is rotated by the support shaft 33 to return to an initial position outside the cup 28. Then, the edge rinse nozzle arm 34 is rotated by the support shaft 35 b so that its distal end is located above the peripheral part of the first formation film 10A on the wafer 1A supported by the stage 30. Then, the stage and thus the wafer 1A are rotated, and a rinse agent made of, for example, the same solution as the solution in the liquid resin is supplied onto the peripheral part of the first formation film 11A from the distal end port of the edge rinse nozzle arm 34. Thus the peripheral part of the first formation film 10A is removed, such that the peripheral part on the wafer 1A is exposed for use in alignment in the subsequent step. Thereafter, the edge rinse nozzle arm 34 is rotated by the support shaft 35 to return to an initial position outside the cup 28, and the rotation shaft 29 stops.
  • Next, as shown in FIGS. 18 and 19, the spin coat stage 30 is moved in an upper direction by the rotation shaft 29, and is located at an upper limit position. Then, the plurality of support pins 31 are upwardly protruded from the upper surface of the spin coat stage 30, so that the wafer 1A is properly lifted and supported by the support pins 31 above the upper surface of the spin coat stage 30. Then, the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved such that the distal end of the third arm 25 is located under the center of the lower surface of the wafer 1A supported by the plurality of support pins 31, and the center of the lower surface of the wafer 1A is vacuum-sucked onto the upper surface of the distal end of the third arm 25.
  • Next, as shown in FIG. 20, the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 properly move such that the distal end of the third arm 25 and thus the wafer 1A thereon are transferred into the vacuum deaerating case 41 and further into a predetermined place within the deaerating wafer cassette 43, and then the wafer 1A vacuum-sucked onto the upper surface of the distal end of the third arm 25 is placed at the top (uppermost shelf) in the deaerating wafer cassette 43. Then, the vacuum suction of the wafer 1A by the upper surface of the distal end of the third arm 25 is cancelled.
  • Next, as shown in FIGS. 21 and 22, the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved and located at the initial positions shown in FIG. 8 in a planar view. In this case, the height of the support shaft 22 is adjusted so that the distal end of the third arm 25 is located at a position at which it is located under the next wafer 1A placed at the second position from the top in the wafer cassette 26.
  • Furthermore, the operation as described above is repeated, such that the wafer 1A placed at the second position from the top in the wafer cassette 26 is taken out, and the first sealing film formation film 10A is formed on this wafer 1A taken out, and then this wafer 1A is placed at the second position from the top in the deaerating wafer cassette 43. Subsequently, similar operations are repeated, such that the wafers 1A placed at the third and subsequent positions from the top in the wafer cassette 26 are sequentially taken out, and the first sealing film formation films 10A are formed on these wafers 1A taken out, and then these wafers 1A are placed at the third and subsequent positions from the top in the deaerating wafer cassette 43.
  • Then, the door 42 is closed, so that the vacuum deaerating case 41 is sealed. Further, the vacuum pump (not shown) is driven to evacuate the inner space of the vacuum deaerating case 41, thereby removing at a time air bubbles scattered within the first formation films 10A on all the wafers 1A placed in the deaerating wafer cassette 43. Then, the vacuum pump is stopped, and the air is brought back into the vacuum deaerating case 41.
  • Here, the time for forming the first formation film 10A by the spin coating is about 60 seconds at most, but the sum of exhaust time by the vacuum pump and the time for bringing the air back into the vacuum deaerating case 41 is relatively long and about 3 to 20 minutes, so that deaerating the plurality of wafers 1A at a time can reduce the whole processing time.
  • Then, the door 42 is opened. Further, the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved to sequentially take out all the wafers 1A placed in the deaerating wafer cassette 43, and these wafers 1A taken out are returned to the original positions in the wafer cassette 26.
  • Then, as shown in FIGS. 23 and 24, the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved to locate the distal end of the third arm 25 under the center of the lower surface of the wafer 1A placed at the top in the wafer cassette 26, and the center of the lower surface of the wafer 1A is vacuum-sucked onto the upper surface of the distal end of the third arm 25.
  • Then, as shown in FIGS. 25 and 26, the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved such that the lower surface of the wafer 1A vacuum-sucked onto the upper surface of the distal end of the third arm 25 is positioned and mounted on the plurality of support pins 37 protruding on the upper side of the print stage 36. Then, the vacuum suction of the wafer 1A by the upper surface of the distal end of the third arm 25 is cancelled.
  • Next, as shown in FIGS. 27 and 28, the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved and located at the initial positions shown in FIG. 8 in a planar view. Then, the plurality of support pins 37 protruding on the upper side of the print stage 36 descend and are located within the print stage 36 such that the wafer 1A is mounted and vacuum-sucked onto a predetermined place of the upper surface of the print stage 36.
  • Next, as shown in FIG. 29, the print stage 36 is moved rightward and located at a rightward movement limit position under the metal mask 38 located at the upper limit position. In this condition, a sealing material 44 made of a liquid resin containing fillers is supplied, by unshown liquid resin supply means, to the upper surface of the metal mask 38 on the right of the squeegee 40 located at a leftward movement limit position.
  • Next, as shown in FIG. 30, the metal mask 38 descends together with the squeegee 40 by a suitable driving means, and the lower surface of the metal mask 38 around the opening 39 is mounted on the upper surface of the peripheral part of the wafer 1A vacuum-sucked onto the print stage 36. In this case, the planar size of the opening 39 of the metal mask 38 is the same as the planar size of the first formation film 10A formed on the wafer 1A. Thus, the first formation film 10A is disposed within the opening 39 of the metal mask 38.
  • Next, as shown in FIG. 31, the squeegee 40 is moved rightward on the metal mask 38, such that the second formation film 11A made of the sealing material 44 is formed on the upper surface of the first formation film 10A within the opening 39 of the metal mask 38 (see FIG. 4). In this case, since the screen printing is carried out in the atmosphere, air is caught into the second formation film 11A as air bubbles.
  • Next, as shown in FIG. 32, the metal mask 38 ascends together with the squeegee 40 back to the initial upper limit position. In this case, the squeegee 40 moves leftward at an appropriate point and returns to the initial leftward movement limit position. Further, the print stage 36 is moved leftward and returned to the initial leftward movement limit position.
  • Next, as shown in FIG. 33, the plurality of support pins 37 protrude onto the upper side of the print stage 36, and the wafer 1A is properly lifted by and supported on the support pins 37. Then, the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved such that the distal end of the third arm 25 is located under the center of the lower surface of the wafer 1A supported by the plurality of support pins 37, and the center of the lower surface of the wafer 1A is vacuum-sucked onto the upper surface of the distal end of the third arm 25.
  • Next, as shown in FIG. 34, the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved such that the distal end of the third arm 25 moves into the vacuum deaerating case 41 and further into a predetermined place within the deaerating wafer cassette 43, and the wafer 1A vacuum-sucked onto the upper surface of the distal end of the third arm 25 is placed at the top in the deaerating wafer cassette 43. Then, the vacuum suction of the wafer 1A onto the upper surface of the distal end of the third arm 25 is cancelled.
  • Next, as shown in FIGS. 35 and 36, the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved and located at the initial positions shown in FIG. 8 in a planar view. In this case, the third arm 25 is located at a position at which it can move onto the lower side of the wafer 1A placed at the second position from the top in the wafer cassette 26.
  • Furthermore, the operation as described above is repeated, such that the wafer 1A placed at the second position from the top in the wafer cassette 26 is taken out, and the second formation film 11A is formed on the first formation film 10A on this wafer 1A taken out, and then this wafer 1A is placed at the second position from the top in the deaerating wafer cassette 43. Subsequently, similar operations are repeated, such that the wafers 1A placed at the third and subsequent positions from the top in the wafer cassette 26 are sequentially taken out, and the second formation films 11A are formed on the first formation films 10A on these wafers 1A taken out, and then these wafers 1A are sequentially placed at the third and subsequent positions from the top in the deaerating wafer cassette 43.
  • Then, the door 42 is closed, and the vacuum deaerating case 41 is sealed. Further, the vacuum pump (not shown) is driven to form a vacuum in the vacuum deaerating case 41, thereby removing at a time air bubbles scattered within the second formation films 11A on the plurality of wafers 1A placed in the deaerating wafer cassette 43. Then, the vacuum pump is stopped, and the air is brought back into the vacuum deaerating case 41.
  • Here, the time for forming the second formation film 11A by the screen printing is about 60 seconds at most, but the sum of exhaust time by the vacuum pump and the time for bringing the air back into the vacuum deaerating case 41 is relatively long and about 3 to 20 minutes, so that deaerating the plurality of wafers 1A at a time can reduce the whole processing time.
  • Then, the door 42 is opened. Further, the support shaft 22 and the first to third arms 23 to 25 of the wafer transferring means 21 are properly moved to sequentially take out the plurality of wafers 1A placed in the deaerating wafer cassette 43, and these wafers 1A taken out are returned to the original positions in the wafer cassette 26. Then, the wafer cassette 26 is transferred to a thermal treatment unit (not shown) where the first and second formation films 10A and 11A on the plurality of wafers 1A placed in the deaerating wafer cassette 43 are hardened at a time by a thermal treatment to form the first and second sealing films 10 and 11 (see FIG. 4).
  • When the second formation film 11A alone is formed without forming the first formation film 11A in contrast to what has been described above, the amount of air caught as air bubbles into the second formation film 11A is large because the surface forming the second formation film 11A is an uneven surface formed by the upper surface of the protective film 5 including the wiring lines 8. Thus, when the air bubbles which have reached and come out of the surface of the second formation film 11A expand and vanish, a large number of bubble traces which are crater-shaped depressions formed on the surface of the second formation film 11A are produced and may remain on the surface of the second sealing film 11 even after the subsequent polishing step shown in FIG. 5, which leads to, for example, the decrease of strength.
  • On the contrary, when the first formation film 10A is formed and the second formation film 11A is formed on this first formation film 10A, the amount of air caught as air bubbles into the second formation film 11A is small because the upper surface of the first formation film 10A is flat. Thus, when the air bubbles which have reached and come out of the surface of the second formation film 11A expand and vanish, the production of bubble traces which are crater-shaped depressions formed on the surface of the second formation film 11A is reduced. After the subsequent polishing step shown in FIG. 5, the rate of bubble traces remaining on the surface of the second sealing film 11 can be decreased.
  • In the embodiment described above, a resin supply spray nozzle capable of scanning in XY directions may be used instead of the resin drop nozzle arm 32. In this case, the resin supply spray nozzle scans in the XY directions with the wafer 1A in a fixed state to apply the liquid resin, so that the edge rinse nozzle arm 34 can also be omitted if a portion of the peripheral part on the wafer 1A for use in alignment in the subsequent step is covered with a mask. Moreover, the vacuum deaerating case 41 may be composed of a lower case and an upper case, and the upper case may be vertically moved to open/close the vacuum deaerating case 41.
  • As described above, according to this invention, the first sealing film formation film made of the liquid resin alone is formed to fill the gap between the wiring lines, so that even if the second sealing film formation film is formed by the liquid resin containing the fillers such as the silica particles, air bubbles due to the fillers can be prevented from remaining between the wiring lines.
  • Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.

Claims (17)

1. A semiconductor device comprising: a semiconductor substrate; a plurality of wiring lines which are provided on an upper side of the semiconductor substrate and which have connection pad portions; a plurality of columnar electrodes provided on the connection pad portions of the wiring lines; a first sealing film provided around the columnar electrodes on the upper side of the semiconductor substrate and on the wiring lines; and a second sealing film provided on the first sealing film, wherein the first sealing film is made of a resin in which fillers are not mixed, and the second sealing film is made of a material in which fillers are mixed in a resin.
2. The semiconductor device according to claim 1, wherein an upper surface of the first sealing film is substantially flat.
3. The semiconductor device according to claim 1, wherein a solder ball is provided on each of the columnar electrodes.
4. The semiconductor device according to claim 1, wherein an insulating layer is interposed between the semiconductor substrate and the wiring lines.
5. The semiconductor device according to claim 4, wherein the insulating layer includes an insulating film made of an inorganic material, and a protective film made of an organic material formed on the insulating film.
6. The semiconductor device according to claim 1, wherein the first sealing film has a thickness of several μm.
7. The semiconductor device according to claim 6, wherein the second sealing film has a thickness of several ten μm or more.
8. A semiconductor device manufacturing method comprising:
forming a plurality of wiring lines on an upper side of a semiconductor wafer, and respectively forming columnar electrodes on connection pad portions of the wiring lines;
forming a first sealing film formation film made of a liquid resin on an upper side of the wafer in the atmosphere to fill a gap between the wiring lines;
carrying out vacuum deaeration for the first sealing film formation film;
forming a second sealing film formation film made of a liquid resin containing fillers on the first sealing film formation film in the atmosphere;
carrying out the vacuum deaeration for the second sealing film formation film;
hardening the first and second sealing film formation films by a thermal treatment to form first and second sealing films; and
cutting the semiconductor wafer and the first and second sealing films to obtain a plurality of semiconductor devices.
9. The semiconductor device manufacturing method according to claim 8, wherein the forming the first sealing film formation film includes forming the first sealing film formation film so that the wiring lines are covered and so that an upper surface of this first sealing film formation film is flat.
10. The semiconductor device manufacturing method according to claim 8, wherein the first sealing film formation film is formed by spin coating.
11. The semiconductor device manufacturing method according to claim 8, wherein the second sealing film formation film is formed by screen printing.
12. The semiconductor device manufacturing method according to claim 8, further comprising polishing the second sealing film and upper sides of the columnar electrodes after forming the first and second sealing film formation films.
13. The semiconductor device manufacturing method according to claim 12, further comprising forming a solder ball on each of the columnar electrodes after the polishing.
14. The semiconductor device manufacturing method according to claim 8, wherein said carrying out the vacuum deaeration for the first sealing film formation film includes simultaneously carrying out the vacuum deaeration for the plurality of semiconductor wafer in each of which the columnar electrodes are formed on the connection pad portions of the wiring lines.
15. The semiconductor device manufacturing method according to claim 14, wherein said carrying out the vacuum deaeration for the first sealing film formation film includes simultaneously carrying out the vacuum deaeration for the plurality of semiconductor wafers to each of which the first sealing film formation films is provided.
16. The semiconductor device manufacturing method according to claim 8, wherein said carrying out the vacuum deaeration for the second sealing film formation film includes simultaneously carrying out the vacuum deaeration for the plurality of semiconductor wafers to each of which the second sealing film formation film is provided.
17. semiconductor device manufacturing method according to claim 8, the first sealing film formation film does not include any fillers.
US11/903,677 2006-09-26 2007-09-24 Semiconductor device having sealing film and manufacturing method thereof Abandoned US20080073785A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/727,406 US8354349B2 (en) 2006-09-26 2010-03-19 Semiconductor device having sealing film and manufacturing method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2006260349A JP4222400B2 (en) 2006-09-26 2006-09-26 Manufacturing method of semiconductor device
JP2006-260349 2006-09-26

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/727,406 Division US8354349B2 (en) 2006-09-26 2010-03-19 Semiconductor device having sealing film and manufacturing method thereof

Publications (1)

Publication Number Publication Date
US20080073785A1 true US20080073785A1 (en) 2008-03-27

Family

ID=39224067

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/903,677 Abandoned US20080073785A1 (en) 2006-09-26 2007-09-24 Semiconductor device having sealing film and manufacturing method thereof
US12/727,406 Expired - Fee Related US8354349B2 (en) 2006-09-26 2010-03-19 Semiconductor device having sealing film and manufacturing method thereof

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/727,406 Expired - Fee Related US8354349B2 (en) 2006-09-26 2010-03-19 Semiconductor device having sealing film and manufacturing method thereof

Country Status (2)

Country Link
US (2) US20080073785A1 (en)
JP (1) JP4222400B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060273463A1 (en) * 2005-06-01 2006-12-07 Casio Computer Co., Ltd. Semiconductor device and mounting structure thereof
US20100052165A1 (en) * 2008-09-01 2010-03-04 Casio Computer Co., Ltd. Semiconductor device including columnar electrodes having planar size greater than that of connection pad portion of wiring line, and manufacturing method thereof
US20100173455A1 (en) * 2006-09-26 2010-07-08 Casio Computer Co., Ltd. Semiconductor device having sealing film and manufacturing method thereof
US20130084687A1 (en) * 2011-09-30 2013-04-04 Stmicroelectronics (Crolles 2) Sas Method for formation of an electrically conducting through via

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2715869A1 (en) 2008-02-21 2009-08-27 Mbda Uk Limited Missile training system
JP5121574B2 (en) * 2008-05-28 2013-01-16 新光電気工業株式会社 Wiring board and semiconductor package
JP5378130B2 (en) 2009-09-25 2013-12-25 株式会社東芝 Semiconductor light emitting device
CN102034721B (en) * 2010-11-05 2013-07-10 南通富士通微电子股份有限公司 Method for encapsulating chip
US10763199B2 (en) * 2018-12-24 2020-09-01 Nanya Technology Corporation Semiconductor package structure and method for preparing the same

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6203891B1 (en) * 1996-11-08 2001-03-20 W. L. Gore & Associates, Inc. Multiple frequency processing to minimize manufacturing variability of high aspect ratio micro through-vias
US6544638B2 (en) * 1996-11-08 2003-04-08 Gore Enterprise Holdings, Inc. Electronic chip package
US20040099950A1 (en) * 2002-11-18 2004-05-27 Takashi Ohsumi Semiconductor device
US20050218451A1 (en) * 2004-03-31 2005-10-06 Casio Computer Co., Ltd. Semiconductor device incorporating semiconductor constructing body and method of fabricating the same
US20050218473A1 (en) * 2004-03-31 2005-10-06 Casio Computer Co., Ltd. Network electronic component, semiconductor device incorporating network electronic component, and methods of manufacturing both
US20060125072A1 (en) * 2004-12-14 2006-06-15 Casio Computer Co., Ltd. Semiconductor device having laminated semiconductor constructions and a manufacturing method thereof
US20060180908A1 (en) * 2000-03-06 2006-08-17 Yasuhiro Yano Resin composition, heat-resistant resin paste and semiconductor device using these and method of preparing the same
US7122897B2 (en) * 2004-05-12 2006-10-17 Fujitsu Limited Semiconductor device and method of manufacturing the semiconductor device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3287310B2 (en) 1998-06-30 2002-06-04 カシオ計算機株式会社 Semiconductor device and manufacturing method thereof
JP2005286146A (en) 2004-03-30 2005-10-13 Sanyo Electric Co Ltd Semiconductor device and manufacturing method thereof
JP4222400B2 (en) * 2006-09-26 2009-02-12 カシオ計算機株式会社 Manufacturing method of semiconductor device

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6203891B1 (en) * 1996-11-08 2001-03-20 W. L. Gore & Associates, Inc. Multiple frequency processing to minimize manufacturing variability of high aspect ratio micro through-vias
US6544638B2 (en) * 1996-11-08 2003-04-08 Gore Enterprise Holdings, Inc. Electronic chip package
US20060180908A1 (en) * 2000-03-06 2006-08-17 Yasuhiro Yano Resin composition, heat-resistant resin paste and semiconductor device using these and method of preparing the same
US20040099950A1 (en) * 2002-11-18 2004-05-27 Takashi Ohsumi Semiconductor device
US20050218451A1 (en) * 2004-03-31 2005-10-06 Casio Computer Co., Ltd. Semiconductor device incorporating semiconductor constructing body and method of fabricating the same
US20050218473A1 (en) * 2004-03-31 2005-10-06 Casio Computer Co., Ltd. Network electronic component, semiconductor device incorporating network electronic component, and methods of manufacturing both
US7122897B2 (en) * 2004-05-12 2006-10-17 Fujitsu Limited Semiconductor device and method of manufacturing the semiconductor device
US20070249093A1 (en) * 2004-05-12 2007-10-25 Fujitsu Limited Semiconductor device and method of manufacturing the semiconductor device
US20060125072A1 (en) * 2004-12-14 2006-06-15 Casio Computer Co., Ltd. Semiconductor device having laminated semiconductor constructions and a manufacturing method thereof

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060273463A1 (en) * 2005-06-01 2006-12-07 Casio Computer Co., Ltd. Semiconductor device and mounting structure thereof
US7719116B2 (en) * 2005-06-01 2010-05-18 Casio Computer Co., Ltd. Semiconductor device having reduced number of external pad portions
US20100173455A1 (en) * 2006-09-26 2010-07-08 Casio Computer Co., Ltd. Semiconductor device having sealing film and manufacturing method thereof
US8354349B2 (en) * 2006-09-26 2013-01-15 Casio Computer Co., Ltd. Semiconductor device having sealing film and manufacturing method thereof
US20100052165A1 (en) * 2008-09-01 2010-03-04 Casio Computer Co., Ltd. Semiconductor device including columnar electrodes having planar size greater than that of connection pad portion of wiring line, and manufacturing method thereof
US20130084687A1 (en) * 2011-09-30 2013-04-04 Stmicroelectronics (Crolles 2) Sas Method for formation of an electrically conducting through via
US8673740B2 (en) * 2011-09-30 2014-03-18 Stmicroelectronics (Crolles 2) Sas Method for formation of an electrically conducting through via

Also Published As

Publication number Publication date
JP2008084920A (en) 2008-04-10
US8354349B2 (en) 2013-01-15
US20100173455A1 (en) 2010-07-08
JP4222400B2 (en) 2009-02-12

Similar Documents

Publication Publication Date Title
US8354349B2 (en) Semiconductor device having sealing film and manufacturing method thereof
US8008771B2 (en) Semiconductor chip package, electronic device including the semiconductor chip package and methods of fabricating the electronic device
US6706553B2 (en) Dispensing process for fabrication of microelectronic packages
US7459729B2 (en) Semiconductor image device package with die receiving through-hole and method of the same
US7371606B2 (en) Manufacturing method of a semiconductor device
US6326701B1 (en) Chip size package and manufacturing method thereof
US10707176B2 (en) Method of manufacturing semiconductor package
US20090014871A1 (en) Semiconductor device
US20080157358A1 (en) Wafer level package with die receiving through-hole and method of the same
JP2008182225A (en) Wafer level package with die receiving through hole and its method
JP2008252087A (en) Structure of semiconductor device package and method of the same
JP2009010352A (en) Cmos image sensor chip scale package with die receiving through-hole and method of the package
JP2008153668A (en) Wafer-level package having excellent cte performance, and method thereof
US9543185B2 (en) Packaging process tools and systems, and packaging methods for semiconductor devices
US20180308825A1 (en) Method for forming chip package structure with adhesive layer
US20210242177A1 (en) Package structure with underfill
US11791313B2 (en) Semiconductor package and method of forming the same
US20040023439A1 (en) Apparatus and method for manufacturing semiconductor device
US20230307330A1 (en) Package structure including an array of copper pillars and methods of forming the same
KR102642273B1 (en) Integrated circuit package and method
JP5732839B2 (en) Manufacturing method of semiconductor element sealing body and manufacturing method of semiconductor package
US11114313B2 (en) Wafer level mold chase
US20230023380A1 (en) Underfill cushion films for packaging substrates and methods of forming the same
KR100277312B1 (en) Rotary Tilting Solder Ball Feeder
CN220021087U (en) Semiconductor package

Legal Events

Date Code Title Description
AS Assignment

Owner name: CASIO COMPUTER CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHIOTA, JUNJI;REEL/FRAME:019935/0689

Effective date: 20070914

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION