US20080040571A1 - System, method and storage medium for bus calibration in a memory subsystem - Google Patents

System, method and storage medium for bus calibration in a memory subsystem Download PDF

Info

Publication number
US20080040571A1
US20080040571A1 US11874996 US87499607A US2008040571A1 US 20080040571 A1 US20080040571 A1 US 20080040571A1 US 11874996 US11874996 US 11874996 US 87499607 A US87499607 A US 87499607A US 2008040571 A1 US2008040571 A1 US 2008040571A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
memory
data
scrambling
bus
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11874996
Inventor
Frank Ferraiolo
Kevin Gower
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4239Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with asynchronous protocol

Abstract

A cascaded interconnect system with one or more memory modules, a memory controller and a memory bus that utilizes periodic recalibration. The memory modules and the memory controller are directly interconnected by a packetized multi-transfer interface via the memory bus and provide scrambled data for use in the periodic recalibration.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • This application is a continuation application of U.S. Ser. No. 10/977,048, filed Oct. 29, 2004, the contents of which are incorporated by reference herein in their entirety.
  • BACKGROUND OF THE INVENTION
  • The invention relates to a memory subsystem and in particular, to bus calibration in a memory subsystem.
  • Computer memory subsystems have evolved over the years, but continue to retain many consistent attributes. Computer memory subsystems from the early 1980's, such as the one disclosed in U.S. Pat. No. 4,475,194 to LaVallee et al., of common assignment herewith, included a memory controller, a memory assembly (contemporarily called a basic storage module (BSM) by the inventors) with array devices, buffers, terminators and ancillary timing and control functions, as well as several point-to-point busses to permit each memory assembly to communicate with the memory controller via its own point-to-point address and data bus. FIG. 1 depicts an example of this early 1980 computer memory subsystem with two BSMs, a memory controller, a maintenance console, and point-to-point address and data busses connecting the BSMs and the memory controller.
  • FIG. 2, from U.S. Pat. No. 5,513,135 to Dell et al., of common assignment herewith, depicts an early synchronous memory module, which includes synchronous dynamic random access memories (DRAMs) 8, buffer devices 12, an optimized pinout, an interconnect and a capacitive decoupling method to facilitate operation. The patent also describes the use of clock re-drive on the module, using such devices as phase lock loops (PLLs).
  • FIG. 3, from U.S. Pat. No. 6,510,100 to Grundon et al., of common assignment herewith, depicts a simplified diagram and description of a memory system 10 that includes up to four registered dual inline memory modules (DIMMs) 40 on a traditional multi-drop stub bus channel. The subsystem includes a memory controller 20, an external clock buffer 30, registered DIMMs 40, an address bus 50, a control bus 60 and a data bus 70 with terminators 95 on the address bus 50 and data bus 70.
  • FIG. 4 depicts a 1990's memory subsystem which evolved from the structure in FIG. 1 and includes a memory controller 402, one or more high speed point-to-point channels 404, each connected to a bus-to-bus converter chip 406, and each having a synchronous memory interface 408 that enables connection to one or more registered DIMMs 410. In this implementation, the high speed, point-to-point channel 404 operated at twice the DRAM data rate, allowing the bus-to-bus converter chip 406 to operate one or two registered DIMM memory channels at the full DRAM data rate. Each registered DIMM included a PLL, registers, DRAMs, an electrically erasable programmable read-only memory (EEPROM) and terminators, in addition to other passive components.
  • As shown in FIG. 5, memory subsystems were often constructed with a memory controller connected either to a single memory module, or to two or more memory modules interconnected on a ‘stub’ bus. FIG. 5 is a simplified example of a multi-drop stub bus memory structure, similar to the one shown in FIG. 3. This structure offers a reasonable tradeoff between cost, performance, reliability and upgrade capability, but has inherent limits on the number of modules that may be attached to the stub bus. The limit on the number of modules that may be attached to the stub bus is directly related to the data rate of the information transferred over the bus. As data rates increase, the number and length of the stubs must be reduced to ensure robust memory operation. Increasing the speed of the bus generally results in a reduction in modules on the bus, with the optimal electrical interface being one in which a single module is directly connected to a single controller, or a point-to-point interface with few, if any, stubs that will result in reflections and impedance discontinuities. As most memory modules are sixty-four or seventy-two bits in data width, this structure also requires a large number of pins to transfer address, command, and data. One hundred and twenty pins are identified in FIG. 5 as being a representative pincount.
  • FIG. 6, from U.S. Pat. No. 4,723,120 to Petty, of common assignment herewith, is related to the application of a daisy chain structure in a multipoint communication structure that would otherwise require multiple ports, each connected via point-to-point interfaces to separate devices. By adopting a daisy chain structure, the controlling station can be produced with fewer ports (or channels), and each device on the channel can utilize standard upstream and downstream protocols, independent of their location in the daisy chain structure.
  • FIG. 7 represents a daisy chained memory bus, implemented consistent with the teachings in U.S. Pat. No. 4,723,120. A memory controller 111 is connected to a memory bus 315, which further connects to a module 310 a. The information on bus 315 is re-driven by the buffer on module 310 a to the next module, 310 b, which further re-drives the bus 315 to module positions denoted as 310 n. Each module 310 a includes a DRAM 311 a and a buffer 320 a. The bus 315 may be described as having a daisy chain structure, with each bus being point-to-point in nature.
  • In chip to chip (e.g., controller to module, module to module) communication, it is common place to design receive side circuits and/or logic to aid in the sampling of the incoming data to improve the performance of the interface. Typically the circuitry senses transitions on the incoming data. Based on the position or phase arrival of the data transitions, an algorithm determines the optimum phase of the clock to sample the incoming data. See FIG. 8, where the clock is centered between two consecutive edges of data. The guardbands are used to sense and to equally center the clock within the data transitions. Designers may use a phased loop lock (PLL), a delay locked loop (DLL) or various other closed loop techniques to determine and then to set the optimal phase of the sampling clock. Without transitions on the incoming data, there is no information to sense or to base a relative comparison of the sampling clock to the incoming data. If long periods of time elapse without transitions on data, the sampling clock may drift with changes in temperature or power supply, thus increasing the sampling error and decreasing the performance of the interface.
  • In order to ensure that there is some minimum transition density within the data, designers often code the data. The 8/10 code is a well known code that encodes an eight bit data stream into ten bits to ensure transitions always exist on data. However, the impact on bandwidth is twenty percent because what would normally take eight bit times to transfer the required information now takes ten bits with the overhead of the coding fniction. An alternative to coding is to periodically interrupt data transfers and to send a known pattern(s). Although the impact on bandwidth may be much smaller than with the coding alternative, this approach also has its drawbacks since the system operation must be halted before the special patterns can be transmitted.
  • BRIEF SUMMARY OF THE INVENTION
  • Exemplary embodiments of the present invention include a cascaded interconnect system with one or more memory modules, a memory controller and a memory bus. The memory bus utilizes periodic recalibration. The memory modules and the memory controller are directly interconnected by a packetized multi-transfer interface via the memory bus and provide scrambled data for use in the periodic recalibration.
  • Additional exemplary embodiments include a method for providing periodic recalibration of a memory bus in a cascaded interconnect memory system. The method includes receiving input data at a transmit side, where the transmit side includes a memory controller or a memory module within the memory system. The input data is scrambled at the transmit side, resulting in scrambled data for use in the periodic recalibration of the memory bus. The scrambled data is transmitted to a receive side via the memory bus, where the receive side includes a memory controller or a memory module directly connected to the transmit side by a packetized multi-transfer interface via the memory bus. A sampling clock and a data phase of the scrambled data is periodically synchronized at the receive side for data sampling on the memory bus. The scrambled data is de-scrambled at the receive side, resulting in the original input data.
  • Further exemplary embodiments include a storage medium with machine readable computer program code for providing periodic bus recalibration of a memory bus in a cascaded interconnect memory subsystem. The storage medium includes instructions for causing a computer to implement a method. The method includes receiving input data at a transmit side, where the transmit side includes a memory controller or a memory module within the memory system. The input data is scrambled at the transmit side, resulting in scrambled data for use in the periodic recalibration of the memory bus. The scrambled data is transmitted to a receive side via the memory bus, where the receive side includes a memory controller or a memory module directly connected to the transmit side by a packetized multi-transfer interface via the memory bus. A sampling clock and a data phase of the scrambled data is periodically synchronized at the receive side for data sampling on the memory bus. The scrambled data is de-scrambled at the receive side, resulting in the original input data.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Referring now to the drawings wherein like elements are numbered alike in the several FIGURES:
  • FIG. 1 depicts a prior art memory controller connected to two buffered memory assemblies via separate point-to-point links;
  • FIG. 2 depicts a prior art synchronous memory module with a buffer device;
  • FIG. 3 depicts a prior art memory subsystem using registered DIMMs;
  • FIG. 4 depicts a prior art memory subsystem with point-to-point channels, registered DIMMs, and a 2:1 bus speed multiplier;
  • FIG. 5 depicts a prior art memory structure that utilizes a multidrop memory ‘stub’ bus;
  • FIG. 6 depicts a prior art daisy chain structure in a multipoint communication structure that would otherwise require multiple ports;
  • FIG. 7 depicts a prior art daisy chain connection between a memory controller and memory modules;
  • FIG. 8 depicts a prior art data sampling schematic;
  • FIG. 9 depicts a cascaded memory structure that is utilized by exemplary embodiments of the present invention;
  • FIG. 10 depicts a memory structure with cascaded memory modules and unidirectional busses that is utilized by exemplary embodiments of the present invention;
  • FIG. 11 depicts a buffered module wiring system that is utilized by exemplary embodiments of the present invention;
  • FIG. 12 depicts a memory subsystem that is utilized by exemplary embodiments of the present invention; and
  • FIG. 13 depicts exemplary circuitry for providing bus calibration in accordance with exemplary embodiments of the present invention.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Exemplary embodiments of the present invention provide scrambled data for use in calibrating busses in a memory subsystem. Data being transferred across wires within the memory subsystem are scrambled at a transmitting memory module or controller before being transferred and then de-scrambled at a receiving memory module or controller. Data bits are scrambled by mixing the data bits with a known pattern to reduce the likelihood that the data will not switch (i.e., go from a one to a zero or from a zero to a one) within a particular number of bits (e.g., sixty-four). As described previously, transitions on the wire are used for determining an optimum phase of a clock for data sampling on the wire.
  • Scrambling minimizes the likelihood that the data will not switch, and it does this without impacting bandwidth or requiring system operation to be halted. When using a sixty-four bit scrambling pattern, the chance of the exact inverse pattern of raw data being transmitted (and therefore no transitions in the data after it is scrambled), is approximately two to the sixty-fourth power. Over a longer period of time (e.g., after thousands of bits are transmitted) the likelihood of no data transitions on the transmitted (i.e., scrambled) data stream approaches zero. Another advantage of the scrambling approach is that the logic and additional latency required to implement scrambling is relatively small.
  • FIG. 9 depicts a cascaded memory structure that may be utilized by exemplary embodiments of the present invention. This memory structure includes a memory controller 902 in communication with one or more memory modules 906 via a high speed point-to-point bus 904. Each bus 904 in the exemplary embodiment depicted in FIG. 9 includes approximately fifty high speed wires for the transfer of address, command, data and clocks. By using point-to-point busses as described in the aforementioned prior art, it is possible to optimize the bus design to permit significantly increased data rates, as well as to reduce the bus pincount by transferring data over multiple cycles. In an exemplary embodiment of the present invention, the memory controller 902 and memory modules 906 include or have access to scrambling and de-scrambling logic and/or circuitry. Whereas FIG. 4 depicts a memory subsystem with a two to one ratio between the data rate on any one of the busses connecting the memory controller to one of the bus converters (e.g., to 1,066 Mb/s per pin) versus any one of the busses between the bus converter and one or more memory modules (e.g., to 533 Mb/s per pin), an exemplary embodiment of the present invention, as depicted in FIG. 9, provides a four to one bus speed ratio to maximize bus efficiency and to minimize pincount.
  • Although point-to-point interconnects permit higher data rates, overall memory subsystem efficiency must be achieved by maintaining a reasonable number of memory modules 906 and memory devices per channel (historically four memory modules with four to thirty-six chips per memory module, but as high as eight memory modules per channel and as few as one memory module per channel). Using a point-to-point bus necessitates a bus re-drive function on each memory module. The bus re-drive function permits memory modules to be cascaded such that each memory module is interconnected to other memory modules, as well as to the memory controller 902.
  • FIG. 10 depicts a memory structure with cascaded memory modules and unidirectional busses that is utilized by exemplary embodiments of the present invention. One of the functions provided by the memory modules 906 in the cascade structure is a re-drive function to send signals on the memory bus to other memory modules 906 or to the memory controller 902. FIG. 10 includes the memory controller 902 and four memory modules 906 a, 906 b, 906 c and 906 d, on each of two memory busses (a downstream memory bus 1004 and an upstream memory bus 1002), connected to the memory controller 902 in either a direct or cascaded manner. Memory module 906 a is connected to the memory controller 902 in a direct manner. Memory modules 906 b, 906 c and 906 d are connected to the controller 902 in a cascaded manner.
  • An exemplary embodiment of the present invention includes two uni-directional busses between the memory controller 902 and memory module 906 a (“DIMM #1”), as well as between each successive memory module 906 b-d (“DIMM #2”, “DIMM #3” and “DIMM #4”) in the cascaded memory structure. The downstream memory bus 1004 is comprised of twenty-two single-ended signals and a differential clock pair. The downstream memory bus 1004 is used to transfer address, control, write data and bus-level error code correction (ECC) bits downstream from the memory controller 902, over several clock cycles, to one or more of the memory modules 906 installed on the cascaded memory channel. The upstream memory bus 1002 is comprised of twenty-three single-ended signals and a differential clock pair, and is used to transfer read data and bus-level ECC bits upstream from the sourcing memory module 906 to the memory controller 902. Using this memory structure, and a four to one data rate multiplier between the DRAM data rate (e.g., 400 to 800 Mb/s per pin) and the unidirectional memory bus data rate (e.g., 1.6 to 3.2 Gb/s per pin), the memory controller 902 signal pincount, per memory channel, is reduced from approximately one hundred and twenty pins to about fifty pins.
  • FIG. 11 depicts a buffered module wiring system that is utilized by exemplary embodiments of the present invention. FIG. 11 is a pictorial representation of a memory module, with shaded arrows representing the primary signal flows. The signal flows include the upstream memory bus 1002, the downstream memory bus 1004, memory device address and command busses 1110 and 1106, and memory device data busses 1112 and 1108. In an exemplary embodiment of the present invention, a buffer device 1102, also referred to as a memory interface chip, provides two copies of the address and command signals to SDRAMs 1104 with the right memory device address and command bus 1106 exiting from the right side of the buffer device 1102 for the SDRAMs 1104 located to the right side and behind the buffer device 1102 on the right. The left memory device address and command bus 1110 exits from the left side of the buffer device 1102 and connects to the SDRAMs 1104 to the left side and behind the buffer device 1102 on the left. Similarly, the data bits intended for SDRAMs 1104 to the right of the buffer device 1102 exit from the right of the buffer device 1102 on the right memory device data bus 1108. The data bits intended for the left side of the buffer device 1102 exit from the left of the buffer device 1102 on the left memory device data bus 1112. The high speed upstream memory bus 1002 and downstream memory bus 1004 exit from the lower portion of the buffer device 1102, and connect to a memory controller or other memory modules either upstream or downstream of this memory module 906, depending on the application. The buffer device 1102 receives signals that are four times the memory module data rate and converts them into signals at the memory module data rate.
  • The memory controller 902 interfaces to the memory modules 906 via a pair of high speed busses (or channels). The downstream memory bus 1004 (outbound from the memory controller 902) interface has twenty-four pins and the upstream memory bus 1002 (inbound to the memory controller 902) interface has twenty-five pins. The high speed channels each include a clock pair (differential), a spare bit lane, ECC syndrome bits and the remainder of the bits pass information (based on the operation underway). Due to the cascaded memory structure, all nets are point-to-point, allowing reliable high-speed communication that is independent of the number of memory modules 906 installed. For each wire within a segment of the downstream memory bus 1004 and each wire within a segment of the upstream memory bus 1002 scrambling logic and/or circuitry at a sending end and de-scrambling logic and/or circuitry at a receiving end is applied. Whenever a memory module 906 receives a packet on either bus, it re-synchronizes the command to the internal clock and re-drives (including scrambling) the command to the next memory module 906 in the chain (if one exists).
  • FIG. 12 depicts a memory subsystem that is utilized by exemplary embodiments of the present invention. As shown in FIG. 12, the memory controller 902 and memory modules 906 include a scrambling pattern and scrambling functions that may be implemented by hardware circuitry and/or software logic. Scrambling functions include data scrambling and data de-scrambling, as well as keeping track of one or more pointers for determining a current placement within the scrambling pattern. In an exemplary embodiment of the present invention, the scrambling and de-scrambling functions are performed in the same manner (e.g., with the same logic and with the same circuitry). One pointer is maintained for each scramble/de-scramble pair in order to synchronize the correct location in the scrambling pattern to be utilized for the scrambling/de-scrambling.
  • For example, the memory controller 902 and memory module 906 a in FIG. 12 include “pointer 1”. When the memory controller 902 scrambles data to be sent to memory module 906 a, the memory controller uses “pointer 1” to index into the scrambling pattern to point to the bit in the scrambling pattern that is being utilized for scrambling/de-scrambling. If the value of “pointer 1” at the memory controller 902 is five for the first bit being scrambled, then the value of “pointer 1” must be five at memory module 906 a when the first bit is de-scrambled in order to ensure that the correct bit within the scrambling pattern is being utilized to de-scramble the first bit from the memory controller 902 (i.e., the input data). The pointers may be synchronized at memory subsystem initialization and then re-initialized as deemed required. The second bit would be scrambled and de-scrambled using a pointer value of six, the third bit would be scrambled using a pointer value of seven, etc. The de-scrambling process on the receive side returns the raw transmitted data back to its original values. Hence, the scrambling process is transparent to both ends of the link. Other methods of synchronizing the scrambling pattern between the transmit side and receive side may be utilized by alternate exemplary embodiments of the present invention to ensure that the same values within the scrambling pattern are being utilized to perform the scrambling and the corresponding de-scrambling.
  • In exemplary embodiments of the present invention, the pattern used to scramble the data (i.e., the scrambling pattern) is a predetermined value stored in a sixty-four bit register. The pattern is replicated on both sides of the link. In an exemplary embodiment of the present invention, the scrambling pattern is the same for all components (i.e., memory controller 902 and memory modules 906) within the memory subsystem. In alternate exemplary embodiment of the present invention the scrambling patterns may be different between different pairs of pointers within the memory subsystem.
  • FIG. 13 depicts exemplary circuitry for providing bus calibration in accordance with exemplary embodiments of the present invention. The circuitry depicted in FIG. 13 is replicated for each of the twenty-three wires on the upstream memory bus 1002 and for each of the twenty-two wires on the downstream memory bus 1004. As shown in FIG. 13, an exclusive-or (XOR) gate is used to mix the scrambling pattern with the raw data to be transmitted. The transmit side scrambles the data and the receive side de-scrambles the data. The sampling clock and data phase for the data received on the bus are synchronized to improve the sampling of the data. In the exemplary embodiment depicted in FIG. 13, the delay line shown on the receive side is utilized to manipulate the phase of the incoming data to synchronize the clock with the incoming data and is part of the receive side clock to data optimization closed loop. In alternate exemplary embodiments of the present invention, the sampling clock and/or data phase are manipulated to perform the synchronizing. The de-scrambling circuit needs to be operated in synchronization with the transmit sequence, i.e., scramble bit number one on the transmit side must be correctly matched to de-scramble bit number one on the receive side. This may be accomplished at power on with an initialization sequence. Portions of the circuitry and/or logic may be located within the memory bus and/or within the memory modules 906 and the memory controller 902.
  • In an exemplary embodiment of the present invention, one property of the initialization sequence is that it is unique once every sixty-four bits (i.e., a logic one followed by sixty-three zeros). Initially, the scrambling functions (including setting the pointers) are inhibited while the initialization sequence is transmitted but the scrambling pointers are reset to count in synchronization with the initialization sequence. On the receive side, the single logic one in the initialization sequence is decoded and identified. The de-scrambling pointer on the receive side is then reset and synchronized with the initialization pattern. After initialization is complete, the scrambling/de-scrambling functions can be activated. The scrambling pattern may take on many forms; below is a sixty-three bit pattern that was generated from a sixth order pseudo random binary sequence (PRBS) generator:
      • 1010101100110111011010010011100010111100101000110000100000111111.
  • A maximal length polynomial, p(x)=1+x+x6, was utilized to derive the above scrambling pattern but any method of deriving a scrambling pattern may be utilized by exemplary embodiments of the present invention. In addition, the scrambling pattern may be a different length (e.g., thirty-two bits or one hundred and twenty-eight bits) than the one shown above.
  • Applying an XOR to the input data and the scrambling pattern results in scrambled data for transmission to a receiving side. An XOR is then applied to the scrambled data and the same bits in the scrambling pattern resulting in the original input data. In the following example, the scrambling pattern is as shown above, the scrambling pointer has a value of nine and the input data is equal to “0000.” The scrambled data is created by applying an XOR to “0011” (the ninth through twelfth bit in the scrambling pattern) and “0000” (the input data), resulting in the scrambled data value of “0011”. After the data is transmitted to the receiving side, it is de-scrambled by applying an XOR to “0011” (the scrambled data value) and “0011” (the ninth through twelfth bit in the scrambling pattern), resulting in the input data value of “0000.”
  • Exemplary embodiments of the present invention may be utilized to decrease the likelihood that data transmitted across the memory subsystem bus will not switch. This can be performed without impacting bandwidth or requiring system operation to be halted by using a scrambling pattern. Another advantage of the scrambling approach is that the logic and additional latency required to implement scrambling within the memory subsystem is relatively small.
  • As described above, the embodiments of the invention may be embodied in the form of computer-implemented processes and apparatuses for practicing those processes. Embodiments of the invention may also be embodied in the form of computer program code containing instructions embodied in tangible media, such as floppy diskettes, CD-ROMs, hard drives, or any other computer-readable storage medium, wherein, when the computer program code is loaded into and executed by a computer, the computer becomes an apparatus for practicing the invention. The present invention can also be embodied in the form of computer program code, for example, whether stored in a storage medium, loaded into and/or executed by a computer, or transmitted over some transmission medium, such as over electrical wiring or cabling, through fiber optics, or via electromagnetic radiation, wherein, when the computer program code is loaded into and executed by a computer, the computer becomes an apparatus for practicing the invention. When implemented on a general-purpose microprocessor, the computer program code segments configure the microprocessor to create specific logic circuits.
  • While the invention has been described with reference to exemplary embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the essential scope thereof. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out this invention, but that the invention will include all embodiments falling within the scope of the appended claims. Moreover, the use of the terms first, second, etc. do not denote any order or importance, but rather the terms first, second, etc. are used to distinguish one element from another.

Claims (20)

  1. 1. A cascaded interconnect system comprising:
    one or more memory modules;
    a memory controller; and
    a memory bus that utilizes periodic recalibration, wherein the memory modules and the memory controller are directly interconnected by a packetized multi-transfer interface via the memory bus and provide scrambled data for use in the periodic recalibration, the memory controller and the one or more memory modules including one or more of circuitry and logic to de-scramble bits received from the memory bus and to scramble bits transmitted to the memory bus, the memory bus including:
    an upstream memory bus for transferring read data bits, a differential clock and bus level error code correction (ECC) bits from one or more of the memory modules to the memory controller; and
    a downstream memory bus for transferring address bits, control bits, write bits, bus level ECC bits and a differential clock from the memory controller to one or more of the memory modules.
  2. 2. The system of claim 1 further comprising a sampling clock, wherein the recalibration includes synchronizing the sampling clock and a data phase of the scrambled data for data sampling on the memory bus.
  3. 3. The system of claim 1 further comprising a sampling clock wherein the recalibration includes adjusting the sampling clock so that it is centered between two consecutive edges of data on the memory bus.
  4. 4. The system of claim 1 wherein the memory bus includes a segment providing a connection between one of the memory modules and the memory controller or between two of the memory modules, the segment including a transmit side where scrambling is performed on input data resulting in scrambled data and a receive side where de-scrambling is performed on the scrambled data resulting in the input data.
  5. 5. The system of claim 4 further comprising circuitry for performing the scrambling and the de-scrambling.
  6. 6. The system of claim 4 wherein the scrambling and the de-scrambling are synchronized between the transmit side and the receive side.
  7. 7. The system of claim 4 wherein input to the scrambling and the de-scrambling includes a scrambling pattern.
  8. 8. The system of claim 4 wherein the scrambling and the de-scrambling are synchronized at system initialization.
  9. 9. The system of claim 4 wherein the scrambling and the de-scrambling are synchronized periodically during system operation.
  10. 10. The system of claim 1 wherein the memory modules operate at a memory module data rate and the memory bus operates at four times the memory module data rate.
  11. 11. A method for providing bus recalibration, the method comprising:
    receiving input data at a transmit side, the transmit side including a memory controller or a memory module within a cascaded interconnect memory system;
    scrambling the input data at the transmit side resulting in scrambled data;
    transmitting the scrambled data to a receive side via a memory bus, the receive side including an other memory controller or memory module within the memory system, and the receive side directly connected to the transmit side by a packetized multi-transfer interface via the memory bus;
    periodically synchronizing a sampling clock and a data phase of the scrambled data at the receive side for data sampling on the memory bus; and
    de-scrambling the scrambled data at the receive side resulting in the input data, wherein the memory bus includes:
    an upstream memory bus for transferring read data bits, a differential clock and bus level error code correction (ECC) bits from one or more of the memory modules to the memory controller; and
    a downstream memory bus for transferring address bits, control bits, write bits, bus level ECC bits and a differential clock from the memory controller to one or more of the memory modules.
  12. 12. The method of claim 11 wherein the synchronizing includes determining a phase of the sampling clock for the data sampling on the memory bus.
  13. 13. The method of claim 11 wherein the synchronizing includes adjusting a phase of the sampling clock so that it is centered between two consecutive edges of the scrambled data on the memory bus.
  14. 14. The method of claim 11 wherein the scrambling and the de-scrambling are synchronized between the transmit side and the receive side.
  15. 15. The method of claim 11 wherein input to the scrambling and the de-scrambling includes a scrambling pattern.
  16. 16. The method of claim 11 wherein the scrambling and the de-scrambling are synchronized at system initialization.
  17. 17. The method of claim 11 wherein the scrambling and the de-scrambling are synchronized periodically during system operation.
  18. 18. The method of claim 11 wherein the memory modules operate at a memory module data rate and the memory bus operates at four times the memory module data rate.
  19. 19. A storage medium encoded with machine readable computer program code for providing bus recalibration, the storage medium including instructions for causing a computer to implement a method comprising:
    receiving input data at a transmit side, the transmit side including a memory controller or a memory module within a cascaded interconnect memory system;
    scrambling the input data at the transmit side resulting in scrambled data, the scrambling including mixing data bits in the input data with a known pattern designed to reduce the likelihood that the data will not switch within a selected number of bits;
    transmitting the scrambled data to a receive side via a memory bus, the receive side including an other memory controller or memory module within the memory system, and the receive side directly connected to the transmit side by a packetized multi-transfer interface via the memory bus;
    periodically synchronizing a sampling clock and a data phase of the scrambled data at the receive side for data sampling on the memory bus; and
    de-scrambling the scrambled data at the receive side resulting in the input data wherein the memory bus includes:
    an upstream memory bus for transferring read data bits, a differential clock and bus level error code correction (ECC) bits from one or more of the memory modules to the memory controller; and
    a downstream memory bus for transferring address bits, control bits, write bits, bus level ECC bits and a differential clock from the memory controller to one or more of the memory modules.
  20. 20. The storage medium of claim 19 wherein the synchronizing includes one or more of determining a phase of the sampling clock for the data sampling on the memory bus and adjusting a phase of the sampling clock so that it is centered between two consecutive edges of the scrambled data on the memory bus.
US11874996 2004-10-29 2007-10-19 System, method and storage medium for bus calibration in a memory subsystem Abandoned US20080040571A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10977048 US7305574B2 (en) 2004-10-29 2004-10-29 System, method and storage medium for bus calibration in a memory subsystem
US11874996 US20080040571A1 (en) 2004-10-29 2007-10-19 System, method and storage medium for bus calibration in a memory subsystem

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11874996 US20080040571A1 (en) 2004-10-29 2007-10-19 System, method and storage medium for bus calibration in a memory subsystem

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10977048 Continuation US7305574B2 (en) 2004-10-29 2004-10-29 System, method and storage medium for bus calibration in a memory subsystem

Publications (1)

Publication Number Publication Date
US20080040571A1 true true US20080040571A1 (en) 2008-02-14

Family

ID=36263501

Family Applications (3)

Application Number Title Priority Date Filing Date
US10977048 Expired - Fee Related US7305574B2 (en) 2004-10-29 2004-10-29 System, method and storage medium for bus calibration in a memory subsystem
US11780556 Expired - Fee Related US7590882B2 (en) 2004-10-29 2007-07-20 System, method and storage medium for bus calibration in a memory subsystem
US11874996 Abandoned US20080040571A1 (en) 2004-10-29 2007-10-19 System, method and storage medium for bus calibration in a memory subsystem

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US10977048 Expired - Fee Related US7305574B2 (en) 2004-10-29 2004-10-29 System, method and storage medium for bus calibration in a memory subsystem
US11780556 Expired - Fee Related US7590882B2 (en) 2004-10-29 2007-07-20 System, method and storage medium for bus calibration in a memory subsystem

Country Status (1)

Country Link
US (3) US7305574B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070208819A1 (en) * 2006-03-06 2007-09-06 Advanced Micro Devices, Inc. Asymmetric control of high-speed bidirectional signaling
US7505332B1 (en) 2006-03-06 2009-03-17 Advanced Micro Devices, Inc. Input offset correction for asymmetric control of high-speed bidirectional signaling
US7506222B1 (en) * 2006-03-06 2009-03-17 Advanced Micro Devices, Inc. System for phase tracking and equalization across a byte group for asymmetric control of high-speed bidirectional signaling
US20100174887A1 (en) * 2009-01-07 2010-07-08 Micron Technology Inc. Buses for Pattern-Recognition Processors

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7366931B2 (en) * 2004-12-30 2008-04-29 Intel Corporation Memory modules that receive clock information and are placed in a low power state
US7822994B2 (en) * 2005-01-07 2010-10-26 Konica Minolta Systems Laboratory, Inc. Data bus line and bus having an encryption/decryption device
US7929549B1 (en) * 2006-03-06 2011-04-19 Advanced Micro Devices, Inc. Method and apparatus for scrambling data for control of high-speed bidirectional signaling
US8370561B2 (en) * 2006-12-24 2013-02-05 Sandisk Il Ltd. Randomizing for suppressing errors in a flash memory
US8127200B2 (en) * 2006-12-24 2012-02-28 Sandisk Il Ltd. Flash memory device and system with randomizing for suppressing errors
US20090327562A1 (en) * 2008-06-25 2009-12-31 International Business Machines Corporation Implementing Bus Interface Calibration for Enhanced Bus Interface Initialization Time
US8868961B1 (en) * 2009-11-06 2014-10-21 F5 Networks, Inc. Methods for acquiring hyper transport timing and devices thereof
US8452908B2 (en) * 2009-12-29 2013-05-28 Juniper Networks, Inc. Low latency serial memory interface
US8719613B2 (en) * 2010-01-28 2014-05-06 Futurewei Technologies, Inc. Single-wire serial interface with delay module for full clock rate data communication between master and slave devices
US8681839B2 (en) 2010-10-27 2014-03-25 International Business Machines Corporation Calibration of multiple parallel data communications lines for high skew conditions
US8767531B2 (en) 2010-10-27 2014-07-01 International Business Machines Corporation Dynamic fault detection and repair in a data communications mechanism
US8898504B2 (en) 2011-12-14 2014-11-25 International Business Machines Corporation Parallel data communications mechanism having reduced power continuously calibrated lines
US20130318119A1 (en) 2012-05-22 2013-11-28 Xocketts IP, LLC Processing structured and unstructured data using offload processors
US9286472B2 (en) 2012-05-22 2016-03-15 Xockets, Inc. Efficient packet handling, redirection, and inspection using offload processors
US9411750B2 (en) 2012-07-30 2016-08-09 International Business Machines Corporation Efficient calibration of a low power parallel data communications channel
US9378161B1 (en) 2013-01-17 2016-06-28 Xockets, Inc. Full bandwidth packet handling with server systems including offload processors
EP2946296A4 (en) 2013-01-17 2016-11-16 Xockets Ip Llc Offload processor modules for connection to system memory
US9474034B1 (en) 2015-11-30 2016-10-18 International Business Machines Corporation Power reduction in a parallel data communications interface using clock resynchronization

Citations (98)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2842682A (en) * 1956-09-04 1958-07-08 Ibm Reversible shift register
US3333253A (en) * 1965-02-01 1967-07-25 Ibm Serial-to-parallel and parallel-toserial buffer-converter using a core matrix
US3395400A (en) * 1966-04-26 1968-07-30 Bell Telephone Labor Inc Serial to parallel data converter
US4150428A (en) * 1974-11-18 1979-04-17 Northern Electric Company Limited Method for providing a substitute memory in a data processing system
US4472780A (en) * 1981-09-28 1984-09-18 The Boeing Company Fly-by-wire lateral control system
US4479214A (en) * 1982-06-16 1984-10-23 International Business Machines Corporation System for updating error map of fault tolerant memory
US4641263A (en) * 1982-05-17 1987-02-03 Digital Associates Corporation Controller system or emulating local parallel minicomputer/printer interface and transferring serial data to remote line printer
US4782487A (en) * 1987-05-15 1988-11-01 Digital Equipment Corporation Memory test method and apparatus
US4964129A (en) * 1988-12-21 1990-10-16 Bull Hn Information Systems Inc. Memory controller with error logging
US4964130A (en) * 1988-12-21 1990-10-16 Bull Hn Information Systems Inc. System for determining status of errors in a memory subsystem
US5357621A (en) * 1990-09-04 1994-10-18 Hewlett-Packard Company Serial architecture for memory module control
US5375127A (en) * 1992-03-25 1994-12-20 Ncr Corporation Method and apparatus for generating Reed-Soloman error correcting code across multiple word boundaries
US5410545A (en) * 1992-07-28 1995-04-25 Digital Equipment Corporation Long-term storage of controller performance
US5513135A (en) * 1994-12-02 1996-04-30 International Business Machines Corporation Synchronous memory packaged in single/dual in-line memory module and method of fabrication
US5517626A (en) * 1990-05-07 1996-05-14 S3, Incorporated Open high speed bus for microcomputer system
US5522064A (en) * 1990-10-01 1996-05-28 International Business Machines Corporation Data processing apparatus for dynamically setting timings in a dynamic memory system
US5537621A (en) * 1991-11-18 1996-07-16 Bull, S.A. Integrated memory, method for managing it, and resultant information processing system
US5546023A (en) * 1995-06-26 1996-08-13 Intel Corporation Daisy chained clock distribution scheme
US5561826A (en) * 1990-05-25 1996-10-01 Silicon Systems, Inc. Configurable architecture for serial communication
US5594925A (en) * 1993-01-05 1997-01-14 Texas Instruments Incorporated Method and apparatus determining order and identity of subunits by inputting bit signals during first clock period and reading configuration signals during second clock period
US5684418A (en) * 1994-12-26 1997-11-04 Sony Corpoation Clock signal generator
US5706346A (en) * 1993-10-12 1998-01-06 Matsushita Electric Industrial Co., Ltd. Scrambling apparatus and descrambling apparatus
US5737589A (en) * 1993-09-20 1998-04-07 Hitachi, Ltd. Data transfer system and method including tuning of a sampling clock used for latching data
US5754804A (en) * 1996-01-30 1998-05-19 International Business Machines Corporation Method and system for managing system bus communications in a data processing system
US5870320A (en) * 1997-06-23 1999-02-09 Sun Microsystems, Inc. Method for reducing a computational result to the range boundaries of a signed 16-bit integer in case of overflow
US5881154A (en) * 1995-01-17 1999-03-09 Kokusai Denshin Denwa Co., Ltd. Data scramble transmission system
US5917780A (en) * 1997-12-03 1999-06-29 Daniel Robbins Watch having a multiplicity of band attachment positions and wristband for use therewith
US5917760A (en) * 1996-09-20 1999-06-29 Sldram, Inc. De-skewing data signals in a memory system
US5959914A (en) * 1998-03-27 1999-09-28 Lsi Logic Corporation Memory controller with error correction memory test application
US6003121A (en) * 1998-05-18 1999-12-14 Intel Corporation Single and multiple channel memory detection and sizing
US6011732A (en) * 1997-08-20 2000-01-04 Micron Technology, Inc. Synchronous clock generator including a compound delay-locked loop
US6081868A (en) * 1993-12-15 2000-06-27 Hewlett-Packard Company System and methods for performing cache latency diagnostics in scalable parallel processing architectures including calculating CPU idle time and counting number of cache misses
US6085276A (en) * 1997-10-24 2000-07-04 Compaq Computers Corporation Multi-processor computer system having a data switch with simultaneous insertion buffers for eliminating arbitration interdependencies
US6088817A (en) * 1993-11-26 2000-07-11 Telefonaktiebolaget Lm Ericsson Fault tolerant queue system
US6145028A (en) * 1997-12-11 2000-11-07 Ncr Corporation Enhanced multi-pathing to an array of storage devices
US6158040A (en) * 1998-07-29 2000-12-05 Neomagic Corp. Rotated data-aligmnent in wade embedded DRAM for page-mode column ECC in a DVD controller
US6185718B1 (en) * 1998-02-27 2001-02-06 International Business Machines Corporation Memory card design with parity and ECC for non-parity and non-ECC systems
US6198304B1 (en) * 1998-02-23 2001-03-06 Xilinx, Inc. Programmable logic device
US6216247B1 (en) * 1998-05-29 2001-04-10 Intel Corporation 32-bit mode for a 64-bit ECC capable memory subsystem
US6219760B1 (en) * 1997-06-27 2001-04-17 Advanced Micro Devices, Inc. Cache including a prefetch way for storing cache lines and configured to move a prefetched cache line to a non-prefetch way upon access to the prefetched cache line
US6233639B1 (en) * 1999-01-04 2001-05-15 International Business Machines Corporation Memory card utilizing two wire bus
US6285172B1 (en) * 2000-11-13 2001-09-04 Texas Instruments Incorporated Digital phase-locked loop circuit with reduced phase jitter frequency
US20010029566A1 (en) * 1999-12-30 2001-10-11 Shin Dong Woo Rambus DRAM
US20010029592A1 (en) * 2000-01-25 2001-10-11 Walker William J. Memory sub-system error cleansing
US6308247B1 (en) * 1994-09-09 2001-10-23 International Business Machines Corporation Page table entry management method and apparatus for a microkernel data processing system
US6349390B1 (en) * 1999-01-04 2002-02-19 International Business Machines Corporation On-board scrubbing of soft errors memory module
US6357018B1 (en) * 1999-01-26 2002-03-12 Dell Usa, L.P. Method and apparatus for determining continuity and integrity of a RAMBUS channel in a computer system
US20020059439A1 (en) * 1999-02-26 2002-05-16 Arroyo Keith M. Streaming method and system for fibre channel network devices
US6393512B1 (en) * 1999-09-27 2002-05-21 Ati International Srl Circuit and method for detecting bank conflicts in accessing adjacent banks
US6408398B1 (en) * 1999-12-29 2002-06-18 Intel Corporation Method and apparatus for detecting time domains on a communication channel
US6425044B1 (en) * 1999-07-13 2002-07-23 Micron Technology, Inc. Apparatus for providing fast memory decode using a bank conflict table
US6446224B1 (en) * 1995-03-03 2002-09-03 Fujitsu Limited Method and apparatus for prioritizing and handling errors in a computer system
US6446174B1 (en) * 2000-07-11 2002-09-03 Intel Corporation Computer system with dram bus
US20020124201A1 (en) * 2001-03-01 2002-09-05 International Business Machines Corporation Method and system for log repair action handling on a logically partitioned multiprocessing system
US6467013B1 (en) * 1999-09-30 2002-10-15 Intel Corporation Memory transceiver to couple an additional memory channel to an existing memory channel
US6477615B1 (en) * 1999-02-01 2002-11-05 International Business Machines Corporation Detecting circuit and detecting method of idle word for content addressable memory
US6487102B1 (en) * 2000-09-18 2002-11-26 Intel Corporation Memory module having buffer for isolating stacked memory devices
US6505305B1 (en) * 1998-07-16 2003-01-07 Compaq Information Technologies Group, L.P. Fail-over of multiple memory blocks in multiple memory modules in computer system
US20030009632A1 (en) * 2001-06-21 2003-01-09 International Business Machines Corp. Method and system for prefetching utilizing memory initiated prefetch write operations
US20030028701A1 (en) * 1999-04-29 2003-02-06 Rao Ravi S. Integrated real-time performance monitoring facility
US6526469B1 (en) * 1999-11-12 2003-02-25 International Business Machines Corporation Bus architecture employing varying width uni-directional command bus
US6530007B2 (en) * 1998-07-13 2003-03-04 Compaq Information Technologies Group, L.P. Method and apparatus for supporting heterogeneous memory in computer systems
US20030051055A1 (en) * 2001-06-04 2003-03-13 Nct Group, Inc. System and method for modifying a data stream using element parsing
US20030090879A1 (en) * 2001-06-14 2003-05-15 Doblar Drew G. Dual inline memory module
US20030105938A1 (en) * 2001-11-30 2003-06-05 Cooksey Robert N. Method and apparatus for identifying candidate virtual addresses in a content-aware prefetcher
US6584576B1 (en) * 1999-11-12 2003-06-24 Kingston Technology Corporation Memory system using complementary delay elements to reduce rambus module timing skew
US20030118044A1 (en) * 2001-12-21 2003-06-26 International Business Machines Corporation Queue scheduling mechanism in a data packet transmission system
US20030126354A1 (en) * 2002-01-03 2003-07-03 Kahn Opher D. Method for dynamically adjusting a memory page closing policy
US20030126363A1 (en) * 2001-12-31 2003-07-03 David Howard S. Segmented distributed memory module cache
US6590827B2 (en) * 2000-11-21 2003-07-08 Via Technologies, Inc. Clock device for supporting multiplicity of memory module types
US6594713B1 (en) * 1999-09-10 2003-07-15 Texas Instruments Incorporated Hub interface unit and application unit interfaces for expanded direct memory access processor
US6594748B1 (en) * 2001-11-09 2003-07-15 Lsi Logic Corporation Methods and structure for pipelined read return control in a shared RAM controller
US6601149B1 (en) * 1999-12-14 2003-07-29 International Business Machines Corporation Memory transaction monitoring system and user interface
US6604180B2 (en) * 1998-07-31 2003-08-05 Micron Technology, Inc. Pipelined memory controller
US6611905B1 (en) * 2000-06-29 2003-08-26 International Business Machines Corporation Memory interface with programable clock to output time based on wide range of receiver loads
US6622227B2 (en) * 2000-12-27 2003-09-16 Intel Corporation Method and apparatus for utilizing write buffers in memory control/interface
US6636957B2 (en) * 1998-11-03 2003-10-21 Intel Corporation Method and apparatus for configuring and initializing a memory device and a memory channel
US6643745B1 (en) * 1998-03-31 2003-11-04 Intel Corporation Method and apparatus for prefetching data into cache
US20030214974A1 (en) * 2002-05-16 2003-11-20 Beverly Harlan T. Bus conversion device, system and method
US20030229770A1 (en) * 2002-06-07 2003-12-11 Jeddeloh Joseph M. Memory hub with internal cache and/or memory access prediction
US20030235222A1 (en) * 2002-06-21 2003-12-25 Adtran, Inc Multiple T1 channel inverse multiplexing method and apparatus
US6681292B2 (en) * 2001-08-27 2004-01-20 Intel Corporation Distributed read and write caching implementation for optimized input/output applications
US6684320B2 (en) * 2000-06-16 2004-01-27 Mindspeed Technologies, Inc. Apparatus and method for issue grouping of instructions in a VLIW processor
US6721185B2 (en) * 2001-05-01 2004-04-13 Sun Microsystems, Inc. Memory module having balanced data I/O contacts pads
US20040078615A1 (en) * 2002-10-17 2004-04-22 Intel Corporation (A Delaware Corporation) Multi-module system, distribution circuit and their methods of operation
US20040098546A1 (en) * 2000-10-25 2004-05-20 Bashant David M. System and method for synchronizing related data elements in disparate storage systems
US6748518B1 (en) * 2000-06-06 2004-06-08 International Business Machines Corporation Multi-level multiprocessor speculation mechanism
US6847583B2 (en) * 2001-02-23 2005-01-25 Micron Technology, Inc. Method of synchronizing read timing in a high speed memory system
US6851036B1 (en) * 1997-11-06 2005-02-01 Renesas Technology Corp. Method and apparatus for controlling external devices through address translation buffer
US6874102B2 (en) * 2001-03-05 2005-03-29 Stratus Technologies Bermuda Ltd. Coordinated recalibration of high bandwidth memories in a multiprocessor computer
US6925534B2 (en) * 2001-12-31 2005-08-02 Intel Corporation Distributed memory module cache prefetch
US6952761B2 (en) * 2002-03-12 2005-10-04 Arm Limited Bus interface selection by page table attributes
US6977979B1 (en) * 2000-08-31 2005-12-20 Hewlett-Packard Development Company, L.P. Enhanced clock forwarding data recovery
US20060004953A1 (en) * 2004-06-30 2006-01-05 Vogt Pete D Method and apparatus for increased memory bandwidth
US20060104371A1 (en) * 2002-10-18 2006-05-18 Roel Schuermans Method for transmitting data on a bus
US7091890B1 (en) * 2004-08-17 2006-08-15 Xilinx, Inc. Multi-purpose source synchronous interface circuitry
US7155016B1 (en) * 1999-08-20 2006-12-26 Paradyne Corporation Communication device and method for using non-self-synchronizing scrambling in a communication system
US7319340B2 (en) * 2005-08-01 2008-01-15 Micron Technology, Inc. Integrated circuit load board and method having on-board test circuit

Family Cites Families (136)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4028675A (en) 1973-05-14 1977-06-07 Hewlett-Packard Company Method and apparatus for refreshing semiconductor memories in multi-port and multi-module memory system
US3825904A (en) 1973-06-08 1974-07-23 Ibm Virtual memory system
US4135240A (en) 1973-07-09 1979-01-16 Bell Telephone Laboratories, Incorporated Protection of data file contents
US4486826A (en) 1981-10-01 1984-12-04 Stratus Computer, Inc. Computer peripheral control apparatus
US4475194A (en) 1982-03-30 1984-10-02 International Business Machines Corporation Dynamic replacement of defective memory words
US4486739A (en) 1982-06-30 1984-12-04 International Business Machines Corporation Byte oriented DC balanced (0,4) 8B/10B partitioned block transmission code
US4833605A (en) 1984-08-16 1989-05-23 Mitsubishi Denki Kabushiki Kaisha Cascaded information processing module having operation unit, parallel port, and serial port for concurrent data transfer and data processing
US4683555A (en) 1985-01-22 1987-07-28 Texas Instruments Incorporated Serial accessed semiconductor memory with reconfigureable shift registers
US4740916A (en) 1985-12-19 1988-04-26 International Business Machines Corporation Reconfigurable contiguous address space memory system including serially connected variable capacity memory modules and a split address bus
US4723120A (en) 1986-01-14 1988-02-02 International Business Machines Corporation Method and apparatus for constructing and operating multipoint communication networks utilizing point-to point hardware and interfaces
DE3767984D1 (en) 1986-10-16 1991-03-14 Siemens Ag Method and arrangement for supplying a clock line with a clock signals from two depending on the level of one of the two clock signals.
JPS63231550A (en) 1987-03-19 1988-09-27 Hitachi Ltd Multiple virtual space control system
US4803485A (en) 1987-03-23 1989-02-07 Amp Incorporated Lan communication system and medium adapter for use therewith
US4839543A (en) * 1988-02-04 1989-06-13 Trilogy Systems Corporation Linear motor
US4943984A (en) 1988-06-24 1990-07-24 International Business Machines Corporation Data processing system parallel data bus having a single oscillator clocking apparatus
JP3038781B2 (en) 1989-04-21 2000-05-08 日本電気株式会社 Memory access control circuit
US5053947A (en) 1989-09-29 1991-10-01 Allegro Microsystems, Inc. Extended multistation bus system and method
US5206946A (en) 1989-10-27 1993-04-27 Sand Technology Systems Development, Inc. Apparatus using converters, multiplexer and two latches to convert SCSI data into serial data and vice versa
JP2724893B2 (en) 1989-12-28 1998-03-09 三菱電機株式会社 The semiconductor integrated circuit device
DE69132721T2 (en) 1990-04-18 2002-05-29 Rambus Inc Input / output of an integrated circuit with a Hochleistungsbusschnittstelle
CA2045789A1 (en) 1990-06-29 1991-12-30 Richard Lee Sites Granularity hint for translation buffer in high performance processor
CA2045790A1 (en) 1990-06-29 1991-12-30 Richard Lee Sites Branch prediction in high-performance processor
US5287531A (en) 1990-10-31 1994-02-15 Compaq Computer Corp. Daisy-chained serial shift register for determining configuration of removable circuit boards in a computer system
US5214747A (en) 1990-12-24 1993-05-25 Eastman Kodak Company Segmented neural network with daisy chain control
JP2999845B2 (en) 1991-04-25 2000-01-17 沖電気工業株式会社 Speed ​​control system of the serial access memory
US5347270A (en) 1991-12-27 1994-09-13 Mitsubishi Denki Kabushiki Kaisha Method of testing switches and switching circuit
US5387911A (en) 1992-02-21 1995-02-07 Gleichert; Marc C. Method and apparatus for transmitting and receiving both 8B/10B code and 10B/12B code in a switchable 8B/10B transmitter and receiver
US5715407A (en) 1992-03-06 1998-02-03 Rambus, Inc. Process and apparatus for collision detection on a parallel bus by monitoring a first line of the bus during even bus cycles for indications of overlapping packets
US5265212A (en) * 1992-04-01 1993-11-23 Digital Equipment Corporation Sharing of bus access among multiple state machines with minimal wait time and prioritization of like cycle types
EP0567707A1 (en) 1992-04-30 1993-11-03 International Business Machines Corporation Implementation of column redundancy in a cache memory architecture
US5270964A (en) 1992-05-19 1993-12-14 Sun Microsystems, Inc. Single in-line memory module
EP0654168B1 (en) 1992-08-10 2001-10-31 Monolithic System Technology, Inc. Fault-tolerant hierarchical bus system
US5544309A (en) 1993-04-22 1996-08-06 International Business Machines Corporation Data processing system with modified planar for boundary scan diagnostics
US5531135A (en) * 1993-06-11 1996-07-02 Volkswagon Ag Pedal arrangement for a motor vehicle
US5822749A (en) 1994-07-12 1998-10-13 Sybase, Inc. Database system with methods for improving query performance with cache optimization strategies
US5611055A (en) 1994-09-27 1997-03-11 Novalink Technologies Method and apparatus for implementing a PCMCIA auxiliary port connector for selectively communicating with peripheral devices
US5475690A (en) 1994-11-10 1995-12-12 Digital Equipment Corporation Delay compensated signal propagation
US6170047B1 (en) 1994-11-16 2001-01-02 Interactive Silicon, Inc. System and method for managing system memory and/or non-volatile memory using a memory controller with integrated compression and decompression capabilities
US6002411A (en) 1994-11-16 1999-12-14 Interactive Silicon, Inc. Integrated video and memory controller with data processing and graphical processing capabilities
US5629685A (en) 1995-02-23 1997-05-13 International Business Machines Corporation Segmentable addressable modular communication network hubs
EP1020864B1 (en) 1995-05-15 2002-04-10 Silicon Graphics, Inc. High capacity dimm memory with data and state memory
US5852617A (en) 1995-12-08 1998-12-22 Samsung Electronics Co., Ltd. Jtag testing of buses using plug-in cards with Jtag logic mounted thereon
JPH09231130A (en) 1996-02-26 1997-09-05 Mitsubishi Electric Corp Micro computer
US5764155A (en) 1996-04-03 1998-06-09 General Electric Company Dynamic data exchange server
JP3710198B2 (en) 1996-04-18 2005-10-26 沖電気工業株式会社 Stm-n signal of the error correction coding and decoding method, an error correction decoding circuit of the error correction coding circuit and stm-n signal stm-n signal
US5661677A (en) 1996-05-15 1997-08-26 Micron Electronics, Inc. Circuit and method for on-board programming of PRD Serial EEPROMS
JPH10173122A (en) 1996-12-06 1998-06-26 Mitsubishi Electric Corp Memory module
US20020103988A1 (en) * 1996-12-18 2002-08-01 Pascal Dornier Microprocessor with integrated interfaces to system memory and multiplexed input/output bus
US5926838A (en) 1997-03-19 1999-07-20 Micron Electronics Interface for high speed memory
US6292903B1 (en) 1997-07-09 2001-09-18 International Business Machines Corporation Smart memory interface
US6128746A (en) 1997-08-26 2000-10-03 International Business Machines Corporation Continuously powered mainstore for large memory subsystems
US6230236B1 (en) 1997-08-28 2001-05-08 Nortel Networks Corporation Content addressable memory system with cascaded memories and self timed signals
JP3445476B2 (en) 1997-10-02 2003-09-08 株式会社東芝 Semiconductor memory system
US6378018B1 (en) 1997-10-10 2002-04-23 Intel Corporation Memory device and system including a low power interface
US5973591A (en) 1997-11-19 1999-10-26 Schwartz; David Electronic signaling system
US7373440B2 (en) * 1997-12-17 2008-05-13 Src Computers, Inc. Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format
US7024518B2 (en) * 1998-02-13 2006-04-04 Intel Corporation Dual-port buffer-to-memory interface
US6096091A (en) 1998-02-24 2000-08-01 Advanced Micro Devices, Inc. Dynamically reconfigurable logic networks interconnected by fall-through FIFOs for flexible pipeline processing in a system-on-a-chip
US5870325A (en) 1998-04-14 1999-02-09 Silicon Graphics, Inc. Memory system with multiple addressing and control busses
US6173382B1 (en) 1998-04-28 2001-01-09 International Business Machines Corporation Dynamic configuration of memory module using modified presence detect data
DE69817333D1 (en) 1998-06-05 2003-09-25 Ibm Method and apparatus for loading instruction codes in a memory and for connecting these instruction codes
US6499070B1 (en) 1998-06-08 2002-12-24 Texas Instruments Incorporated Circuitry and method of transferring parallel and serial data
JPH11353228A (en) 1998-06-10 1999-12-24 Mitsubishi Electric Corp Memory module system
US6170059B1 (en) 1998-07-10 2001-01-02 International Business Machines Corporation Tracking memory modules within a computer system
US6496540B1 (en) 1998-07-22 2002-12-17 International Business Machines Corporation Transformation of parallel interface into coded format with preservation of baud-rate
JP4083302B2 (en) * 1998-08-12 2008-04-30 株式会社東芝 Video Scrambling / descrambling equipment
US6587912B2 (en) 1998-09-30 2003-07-01 Intel Corporation Method and apparatus for implementing multiple memory buses on a memory module
US5995405A (en) 1998-10-27 1999-11-30 Micron Technology, Inc. Memory module with flexible serial presence detect configuration
US20020124195A1 (en) * 1998-11-04 2002-09-05 Puthiya K. Nizar Method and apparatus for power management in a memory subsystem
JP3275867B2 (en) * 1999-01-26 2002-04-22 日本電気株式会社 The semiconductor integrated circuit test board having a semiconductor integrated circuit and a scan test circuit comprising a scan test circuit and scan test circuit
US6115278A (en) 1999-02-09 2000-09-05 Silicon Graphics, Inc. Memory system with switching for data isolation
US6564329B1 (en) 1999-03-16 2003-05-13 Linkup Systems Corporation System and method for dynamic clock generation
JP3512678B2 (en) 1999-05-27 2004-03-31 富士通株式会社 The cache memory controller and computer system
US6393528B1 (en) 1999-06-30 2002-05-21 International Business Machines Corporation Optimized cache allocation algorithm for multiple speculative requests
US6839393B1 (en) * 1999-07-14 2005-01-04 Rambus Inc. Apparatus and method for controlling a master/slave system via master device synchronization
US6549971B1 (en) 1999-08-26 2003-04-15 International Business Machines Corporation Cascaded differential receiver circuit
US6484271B1 (en) 1999-09-16 2002-11-19 Koninklijke Philips Electronics N.V. Memory redundancy techniques
US6262493B1 (en) 1999-10-08 2001-07-17 Sun Microsystems, Inc. Providing standby power to field replaceable units for electronic systems
US6889284B1 (en) * 1999-10-19 2005-05-03 Intel Corporation Method and apparatus for supporting SDRAM memory
US6557069B1 (en) 1999-11-12 2003-04-29 International Business Machines Corporation Processor-memory bus architecture for supporting multiple processors
US6513091B1 (en) 1999-11-12 2003-01-28 International Business Machines Corporation Data routing using status-response signals
JP2001167077A (en) * 1999-12-09 2001-06-22 Nec Kofu Ltd Data access method for network system, network system and recording medium
US6487627B1 (en) 1999-12-22 2002-11-26 Intel Corporation Method and apparatus to manage digital bus traffic
US6609171B1 (en) 1999-12-29 2003-08-19 Intel Corporation Quad pumped bus architecture and protocol
US6502161B1 (en) 2000-01-05 2002-12-31 Rambus Inc. Memory system including a point-to-point linked memory subsystem
US6219288B1 (en) 2000-03-03 2001-04-17 International Business Machines Corporation Memory having user programmable AC timings
JP2003526157A (en) 2000-03-08 2003-09-02 サン・マイクロシステムズ・インコーポレイテッド vliw computer processing architecture with on-chip dynamic ram
JP4569913B2 (en) 2000-03-10 2010-10-27 エルピーダメモリ株式会社 Memory module
JP2001290697A (en) * 2000-04-06 2001-10-19 Hitachi Ltd Information-processing system
US6704842B1 (en) 2000-04-12 2004-03-09 Hewlett-Packard Development Company, L.P. Multi-processor system with proactive speculative data transfer
US6546359B1 (en) 2000-04-24 2003-04-08 Sun Microsystems, Inc. Method and apparatus for multiplexing hardware performance indicators
US6721944B2 (en) 2000-05-31 2004-04-13 Sun Microsystems, Inc. Marking memory elements based upon usage of accessed information during speculative execution
US6697919B2 (en) 2000-06-10 2004-02-24 Hewlett-Packard Development Company, L.P. System and method for limited fanout daisy chaining of cache invalidation requests in a shared-memory multiprocessor system
US6622217B2 (en) 2000-06-10 2003-09-16 Hewlett-Packard Development Company, L.P. Cache coherence protocol engine system and method for processing memory transaction in distinct address subsets during interleaved time periods in a multiprocessor system
US6738836B1 (en) * 2000-08-31 2004-05-18 Hewlett-Packard Development Company, L.P. Scalable efficient I/O port protocol
US6625687B1 (en) 2000-09-18 2003-09-23 Intel Corporation Memory module employing a junction circuit for point-to-point connection isolation, voltage translation, data synchronization, and multiplexing/demultiplexing
US6553450B1 (en) 2000-09-18 2003-04-22 Intel Corporation Buffer to multiply memory interface
US6317352B1 (en) 2000-09-18 2001-11-13 Intel Corporation Apparatus for implementing a buffered daisy chain connection between a memory controller and memory modules
US6625685B1 (en) * 2000-09-20 2003-09-23 Broadcom Corporation Memory controller with programmable configuration
US6532525B1 (en) 2000-09-29 2003-03-11 Ati Technologies, Inc. Method and apparatus for accessing memory
US6510100B2 (en) 2000-12-04 2003-01-21 International Business Machines Corporation Synchronous memory modules and memory systems with selectable clock termination
US6934785B2 (en) * 2000-12-22 2005-08-23 Micron Technology, Inc. High speed interface with looped bus
US6493250B2 (en) 2000-12-28 2002-12-10 Intel Corporation Multi-tier point-to-point buffered memory interface
US6507888B2 (en) 2001-01-03 2003-01-14 Leadtek Research Inc. SDR and DDR conversion device and associated interface card, main board and memory module interface
US6625702B2 (en) 2001-04-07 2003-09-23 Hewlett-Packard Development Company, L.P. Memory controller with support for memory modules comprised of non-homogeneous data width RAM devices
US6678811B2 (en) 2001-04-07 2004-01-13 Hewlett-Packard Development Company, L.P. Memory controller with 1X/MX write capability
US6779075B2 (en) * 2001-05-15 2004-08-17 Leadtek Research Inc. DDR and QDR converter and interface card, motherboard and memory module interface using the same
US20030033463A1 (en) * 2001-08-10 2003-02-13 Garnett Paul J. Computer system storage
US20040098549A1 (en) * 2001-10-04 2004-05-20 Dorst Jeffrey R. Apparatus and methods for programmable interfaces in memory controllers
US6901491B2 (en) * 2001-10-22 2005-05-31 Sun Microsystems, Inc. Method and apparatus for integration of communication links with a remote direct memory access protocol
US7227949B2 (en) * 2002-01-31 2007-06-05 Texas Instruments Incorporated Separate self-synchronizing packet-based scrambler having replay variation
US7203318B2 (en) * 2002-06-17 2007-04-10 M/A-Com Private Radio Systems, Inc. Secure transmission system for a digital trunked radio system
US6741096B2 (en) * 2002-07-02 2004-05-25 Lsi Logic Corporation Structure and methods for measurement of arbitration performance
US6854043B2 (en) * 2002-07-05 2005-02-08 Hewlett-Packard Development Company, L.P. System and method for multi-modal memory controller system operation
JP2004093462A (en) * 2002-09-02 2004-03-25 Oki Electric Ind Co Ltd Semiconductor integrated circuit and its testing method
US20040117588A1 (en) * 2002-12-12 2004-06-17 International Business Machines Corporation Access request for a data processing system having no system memory
US7421525B2 (en) * 2003-05-13 2008-09-02 Advanced Micro Devices, Inc. System including a host connected to a plurality of memory modules via a serial memory interconnect
US6977536B2 (en) * 2003-05-21 2005-12-20 Myson Century, Inc. Clock multiplier
US7127629B2 (en) * 2003-06-03 2006-10-24 Intel Corporation Redriving a data signal responsive to either a sampling clock signal or stable clock signal dependent on a mode signal
US7165153B2 (en) * 2003-06-04 2007-01-16 Intel Corporation Memory channel with unidirectional links
KR100500454B1 (en) * 2003-07-28 2005-07-12 삼성전자주식회사 Memory module test system and memory module evaluation system
US7136958B2 (en) * 2003-08-28 2006-11-14 Micron Technology, Inc. Multiple processor system and method including multiple memory hub modules
US20050050237A1 (en) * 2003-08-28 2005-03-03 Jeddeloh Joseph M. Memory module and method having on-board data search capabilities and processor-based system using such memory modules
US7194593B2 (en) * 2003-09-18 2007-03-20 Micron Technology, Inc. Memory hub with integrated non-volatile memory
US20050080581A1 (en) * 2003-09-22 2005-04-14 David Zimmerman Built-in self test for memory interconnect testing
US7197594B2 (en) * 2003-09-23 2007-03-27 Infineon Technologies Flash Gmbh & Co. Kg Circuit, system and method for encoding data to be stored on a non-volatile memory array
US7113418B2 (en) * 2003-11-04 2006-09-26 Hewlett-Packard Development Company, L.P. Memory systems and methods
US7177211B2 (en) * 2003-11-13 2007-02-13 Intel Corporation Memory channel test fixture and method
US7206962B2 (en) * 2003-11-25 2007-04-17 International Business Machines Corporation High reliability memory subsystem using data error correcting code symbol sliced command repowering
US7073010B2 (en) * 2003-12-02 2006-07-04 Super Talent Electronics, Inc. USB smart switch with packet re-ordering for interleaving among multiple flash-memory endpoints aggregated as a single virtual USB endpoint
US7752470B2 (en) * 2003-12-03 2010-07-06 International Business Machines Corporation Method and system for power management including device controller-based device use evaluation and power-state control
US7155623B2 (en) * 2003-12-03 2006-12-26 International Business Machines Corporation Method and system for power management including local bounding of device group power consumption
US20050138267A1 (en) * 2003-12-23 2005-06-23 Bains Kuljit S. Integral memory buffer and serial presence detect capability for fully-buffered memory modules
JP4085389B2 (en) * 2003-12-24 2008-05-14 日本電気株式会社 Multiprocessor systems, consistency control and consistency control method in a multiprocessor system
US7539800B2 (en) * 2004-07-30 2009-05-26 International Business Machines Corporation System, method and storage medium for providing segment level sparing
US20060036826A1 (en) * 2004-07-30 2006-02-16 International Business Machines Corporation System, method and storage medium for providing a bus speed multiplier

Patent Citations (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2842682A (en) * 1956-09-04 1958-07-08 Ibm Reversible shift register
US3333253A (en) * 1965-02-01 1967-07-25 Ibm Serial-to-parallel and parallel-toserial buffer-converter using a core matrix
US3395400A (en) * 1966-04-26 1968-07-30 Bell Telephone Labor Inc Serial to parallel data converter
US4150428A (en) * 1974-11-18 1979-04-17 Northern Electric Company Limited Method for providing a substitute memory in a data processing system
US4472780A (en) * 1981-09-28 1984-09-18 The Boeing Company Fly-by-wire lateral control system
US4641263A (en) * 1982-05-17 1987-02-03 Digital Associates Corporation Controller system or emulating local parallel minicomputer/printer interface and transferring serial data to remote line printer
US4479214A (en) * 1982-06-16 1984-10-23 International Business Machines Corporation System for updating error map of fault tolerant memory
US4782487A (en) * 1987-05-15 1988-11-01 Digital Equipment Corporation Memory test method and apparatus
US4964129A (en) * 1988-12-21 1990-10-16 Bull Hn Information Systems Inc. Memory controller with error logging
US4964130A (en) * 1988-12-21 1990-10-16 Bull Hn Information Systems Inc. System for determining status of errors in a memory subsystem
US5517626A (en) * 1990-05-07 1996-05-14 S3, Incorporated Open high speed bus for microcomputer system
US5561826A (en) * 1990-05-25 1996-10-01 Silicon Systems, Inc. Configurable architecture for serial communication
US5357621A (en) * 1990-09-04 1994-10-18 Hewlett-Packard Company Serial architecture for memory module control
US5522064A (en) * 1990-10-01 1996-05-28 International Business Machines Corporation Data processing apparatus for dynamically setting timings in a dynamic memory system
US5537621A (en) * 1991-11-18 1996-07-16 Bull, S.A. Integrated memory, method for managing it, and resultant information processing system
US5375127A (en) * 1992-03-25 1994-12-20 Ncr Corporation Method and apparatus for generating Reed-Soloman error correcting code across multiple word boundaries
US5410545A (en) * 1992-07-28 1995-04-25 Digital Equipment Corporation Long-term storage of controller performance
US5594925A (en) * 1993-01-05 1997-01-14 Texas Instruments Incorporated Method and apparatus determining order and identity of subunits by inputting bit signals during first clock period and reading configuration signals during second clock period
US5737589A (en) * 1993-09-20 1998-04-07 Hitachi, Ltd. Data transfer system and method including tuning of a sampling clock used for latching data
US5706346A (en) * 1993-10-12 1998-01-06 Matsushita Electric Industrial Co., Ltd. Scrambling apparatus and descrambling apparatus
US6088817A (en) * 1993-11-26 2000-07-11 Telefonaktiebolaget Lm Ericsson Fault tolerant queue system
US6081868A (en) * 1993-12-15 2000-06-27 Hewlett-Packard Company System and methods for performing cache latency diagnostics in scalable parallel processing architectures including calculating CPU idle time and counting number of cache misses
US6308247B1 (en) * 1994-09-09 2001-10-23 International Business Machines Corporation Page table entry management method and apparatus for a microkernel data processing system
US5513135A (en) * 1994-12-02 1996-04-30 International Business Machines Corporation Synchronous memory packaged in single/dual in-line memory module and method of fabrication
US5684418A (en) * 1994-12-26 1997-11-04 Sony Corpoation Clock signal generator
US5881154A (en) * 1995-01-17 1999-03-09 Kokusai Denshin Denwa Co., Ltd. Data scramble transmission system
US6446224B1 (en) * 1995-03-03 2002-09-03 Fujitsu Limited Method and apparatus for prioritizing and handling errors in a computer system
US5546023A (en) * 1995-06-26 1996-08-13 Intel Corporation Daisy chained clock distribution scheme
US5754804A (en) * 1996-01-30 1998-05-19 International Business Machines Corporation Method and system for managing system bus communications in a data processing system
US5917760A (en) * 1996-09-20 1999-06-29 Sldram, Inc. De-skewing data signals in a memory system
US5870320A (en) * 1997-06-23 1999-02-09 Sun Microsystems, Inc. Method for reducing a computational result to the range boundaries of a signed 16-bit integer in case of overflow
US6219760B1 (en) * 1997-06-27 2001-04-17 Advanced Micro Devices, Inc. Cache including a prefetch way for storing cache lines and configured to move a prefetched cache line to a non-prefetch way upon access to the prefetched cache line
US6011732A (en) * 1997-08-20 2000-01-04 Micron Technology, Inc. Synchronous clock generator including a compound delay-locked loop
US6085276A (en) * 1997-10-24 2000-07-04 Compaq Computers Corporation Multi-processor computer system having a data switch with simultaneous insertion buffers for eliminating arbitration interdependencies
US6851036B1 (en) * 1997-11-06 2005-02-01 Renesas Technology Corp. Method and apparatus for controlling external devices through address translation buffer
US5917780A (en) * 1997-12-03 1999-06-29 Daniel Robbins Watch having a multiplicity of band attachment positions and wristband for use therewith
US6145028A (en) * 1997-12-11 2000-11-07 Ncr Corporation Enhanced multi-pathing to an array of storage devices
US6198304B1 (en) * 1998-02-23 2001-03-06 Xilinx, Inc. Programmable logic device
US6185718B1 (en) * 1998-02-27 2001-02-06 International Business Machines Corporation Memory card design with parity and ECC for non-parity and non-ECC systems
US5959914A (en) * 1998-03-27 1999-09-28 Lsi Logic Corporation Memory controller with error correction memory test application
US6643745B1 (en) * 1998-03-31 2003-11-04 Intel Corporation Method and apparatus for prefetching data into cache
US6003121A (en) * 1998-05-18 1999-12-14 Intel Corporation Single and multiple channel memory detection and sizing
US6216247B1 (en) * 1998-05-29 2001-04-10 Intel Corporation 32-bit mode for a 64-bit ECC capable memory subsystem
US6530007B2 (en) * 1998-07-13 2003-03-04 Compaq Information Technologies Group, L.P. Method and apparatus for supporting heterogeneous memory in computer systems
US6505305B1 (en) * 1998-07-16 2003-01-07 Compaq Information Technologies Group, L.P. Fail-over of multiple memory blocks in multiple memory modules in computer system
US6158040A (en) * 1998-07-29 2000-12-05 Neomagic Corp. Rotated data-aligmnent in wade embedded DRAM for page-mode column ECC in a DVD controller
US6604180B2 (en) * 1998-07-31 2003-08-05 Micron Technology, Inc. Pipelined memory controller
US6636957B2 (en) * 1998-11-03 2003-10-21 Intel Corporation Method and apparatus for configuring and initializing a memory device and a memory channel
US6349390B1 (en) * 1999-01-04 2002-02-19 International Business Machines Corporation On-board scrubbing of soft errors memory module
US6233639B1 (en) * 1999-01-04 2001-05-15 International Business Machines Corporation Memory card utilizing two wire bus
US6357018B1 (en) * 1999-01-26 2002-03-12 Dell Usa, L.P. Method and apparatus for determining continuity and integrity of a RAMBUS channel in a computer system
US6477615B1 (en) * 1999-02-01 2002-11-05 International Business Machines Corporation Detecting circuit and detecting method of idle word for content addressable memory
US20020059439A1 (en) * 1999-02-26 2002-05-16 Arroyo Keith M. Streaming method and system for fibre channel network devices
US20030028701A1 (en) * 1999-04-29 2003-02-06 Rao Ravi S. Integrated real-time performance monitoring facility
US6425044B1 (en) * 1999-07-13 2002-07-23 Micron Technology, Inc. Apparatus for providing fast memory decode using a bank conflict table
US7155016B1 (en) * 1999-08-20 2006-12-26 Paradyne Corporation Communication device and method for using non-self-synchronizing scrambling in a communication system
US6594713B1 (en) * 1999-09-10 2003-07-15 Texas Instruments Incorporated Hub interface unit and application unit interfaces for expanded direct memory access processor
US6393512B1 (en) * 1999-09-27 2002-05-21 Ati International Srl Circuit and method for detecting bank conflicts in accessing adjacent banks
US6467013B1 (en) * 1999-09-30 2002-10-15 Intel Corporation Memory transceiver to couple an additional memory channel to an existing memory channel
US6526469B1 (en) * 1999-11-12 2003-02-25 International Business Machines Corporation Bus architecture employing varying width uni-directional command bus
US6584576B1 (en) * 1999-11-12 2003-06-24 Kingston Technology Corporation Memory system using complementary delay elements to reduce rambus module timing skew
US6601149B1 (en) * 1999-12-14 2003-07-29 International Business Machines Corporation Memory transaction monitoring system and user interface
US6408398B1 (en) * 1999-12-29 2002-06-18 Intel Corporation Method and apparatus for detecting time domains on a communication channel
US20010029566A1 (en) * 1999-12-30 2001-10-11 Shin Dong Woo Rambus DRAM
US20010029592A1 (en) * 2000-01-25 2001-10-11 Walker William J. Memory sub-system error cleansing
US6748518B1 (en) * 2000-06-06 2004-06-08 International Business Machines Corporation Multi-level multiprocessor speculation mechanism
US6684320B2 (en) * 2000-06-16 2004-01-27 Mindspeed Technologies, Inc. Apparatus and method for issue grouping of instructions in a VLIW processor
US6611905B1 (en) * 2000-06-29 2003-08-26 International Business Machines Corporation Memory interface with programable clock to output time based on wide range of receiver loads
US6446174B1 (en) * 2000-07-11 2002-09-03 Intel Corporation Computer system with dram bus
US6977979B1 (en) * 2000-08-31 2005-12-20 Hewlett-Packard Development Company, L.P. Enhanced clock forwarding data recovery
US6487102B1 (en) * 2000-09-18 2002-11-26 Intel Corporation Memory module having buffer for isolating stacked memory devices
US20040098546A1 (en) * 2000-10-25 2004-05-20 Bashant David M. System and method for synchronizing related data elements in disparate storage systems
US6285172B1 (en) * 2000-11-13 2001-09-04 Texas Instruments Incorporated Digital phase-locked loop circuit with reduced phase jitter frequency
US6590827B2 (en) * 2000-11-21 2003-07-08 Via Technologies, Inc. Clock device for supporting multiplicity of memory module types
US6622227B2 (en) * 2000-12-27 2003-09-16 Intel Corporation Method and apparatus for utilizing write buffers in memory control/interface
US20040015650A1 (en) * 2000-12-27 2004-01-22 Zumkehr John F. Method and apparatus for utilizing write buffers in memory control/interface memory control translators
US6847583B2 (en) * 2001-02-23 2005-01-25 Micron Technology, Inc. Method of synchronizing read timing in a high speed memory system
US20020124201A1 (en) * 2001-03-01 2002-09-05 International Business Machines Corporation Method and system for log repair action handling on a logically partitioned multiprocessing system
US6874102B2 (en) * 2001-03-05 2005-03-29 Stratus Technologies Bermuda Ltd. Coordinated recalibration of high bandwidth memories in a multiprocessor computer
US6721185B2 (en) * 2001-05-01 2004-04-13 Sun Microsystems, Inc. Memory module having balanced data I/O contacts pads
US20030051055A1 (en) * 2001-06-04 2003-03-13 Nct Group, Inc. System and method for modifying a data stream using element parsing
US20030090879A1 (en) * 2001-06-14 2003-05-15 Doblar Drew G. Dual inline memory module
US20030009632A1 (en) * 2001-06-21 2003-01-09 International Business Machines Corp. Method and system for prefetching utilizing memory initiated prefetch write operations
US6681292B2 (en) * 2001-08-27 2004-01-20 Intel Corporation Distributed read and write caching implementation for optimized input/output applications
US6594748B1 (en) * 2001-11-09 2003-07-15 Lsi Logic Corporation Methods and structure for pipelined read return control in a shared RAM controller
US20030105938A1 (en) * 2001-11-30 2003-06-05 Cooksey Robert N. Method and apparatus for identifying candidate virtual addresses in a content-aware prefetcher
US20030118044A1 (en) * 2001-12-21 2003-06-26 International Business Machines Corporation Queue scheduling mechanism in a data packet transmission system
US6925534B2 (en) * 2001-12-31 2005-08-02 Intel Corporation Distributed memory module cache prefetch
US20030126363A1 (en) * 2001-12-31 2003-07-03 David Howard S. Segmented distributed memory module cache
US20030126354A1 (en) * 2002-01-03 2003-07-03 Kahn Opher D. Method for dynamically adjusting a memory page closing policy
US6952761B2 (en) * 2002-03-12 2005-10-04 Arm Limited Bus interface selection by page table attributes
US20030214974A1 (en) * 2002-05-16 2003-11-20 Beverly Harlan T. Bus conversion device, system and method
US20030229770A1 (en) * 2002-06-07 2003-12-11 Jeddeloh Joseph M. Memory hub with internal cache and/or memory access prediction
US20030235222A1 (en) * 2002-06-21 2003-12-25 Adtran, Inc Multiple T1 channel inverse multiplexing method and apparatus
US20040078615A1 (en) * 2002-10-17 2004-04-22 Intel Corporation (A Delaware Corporation) Multi-module system, distribution circuit and their methods of operation
US20060104371A1 (en) * 2002-10-18 2006-05-18 Roel Schuermans Method for transmitting data on a bus
US20060004953A1 (en) * 2004-06-30 2006-01-05 Vogt Pete D Method and apparatus for increased memory bandwidth
US7091890B1 (en) * 2004-08-17 2006-08-15 Xilinx, Inc. Multi-purpose source synchronous interface circuitry
US7319340B2 (en) * 2005-08-01 2008-01-15 Micron Technology, Inc. Integrated circuit load board and method having on-board test circuit

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070208819A1 (en) * 2006-03-06 2007-09-06 Advanced Micro Devices, Inc. Asymmetric control of high-speed bidirectional signaling
US7505332B1 (en) 2006-03-06 2009-03-17 Advanced Micro Devices, Inc. Input offset correction for asymmetric control of high-speed bidirectional signaling
US7506222B1 (en) * 2006-03-06 2009-03-17 Advanced Micro Devices, Inc. System for phase tracking and equalization across a byte group for asymmetric control of high-speed bidirectional signaling
US7729465B2 (en) 2006-03-06 2010-06-01 Globalfoundries Inc. Asymmetric control of high-speed bidirectional signaling
US20100174887A1 (en) * 2009-01-07 2010-07-08 Micron Technology Inc. Buses for Pattern-Recognition Processors

Also Published As

Publication number Publication date Type
US7305574B2 (en) 2007-12-04 grant
US20060095703A1 (en) 2006-05-04 application
US7590882B2 (en) 2009-09-15 grant
US20080040569A1 (en) 2008-02-14 application

Similar Documents

Publication Publication Date Title
US5499344A (en) Programmable dual port data unit for interfacing between multiple buses
US7299330B2 (en) High bandwidth memory interface
US5953352A (en) Method of checking data integrity for a raid 1 system
US6724666B2 (en) Method of synchronizing read timing in a high speed memory system
US5926838A (en) Interface for high speed memory
US6834318B2 (en) Bidirectional bus repeater for communications on a chip
US20100162037A1 (en) Memory System having Spare Memory Devices Attached to a Local Interface Bus
US6658523B2 (en) System latency levelization for read data
US6920576B2 (en) Parallel data communication having multiple sync codes
US6061822A (en) System and method for providing a fast and efficient comparison of cyclic redundancy check (CRC/checks sum) values of two mirrored disks
US20050223179A1 (en) Buffer device and method of operation in a buffer device
US6854042B1 (en) High-speed data-rate converting and switching circuit
US20070005831A1 (en) Semiconductor memory system
US7051151B2 (en) Integrated circuit buffer device
US9432298B1 (en) System, method, and computer program product for improving memory systems
US20040236877A1 (en) Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM)
US7242635B2 (en) Semiconductor integrated circuit device, data processing system and memory system
US20110161568A1 (en) Multilevel memory bus system for solid-state mass storage
US4604689A (en) Bus repeater
US5448703A (en) Method and apparatus for providing back-to-back data transfers in an information handling system having a multiplexed bus
US20060083043A1 (en) Memory system topology
US7016213B2 (en) Method for initializing a system including a host and plurality of memory modules connected via a serial memory interconnect
US7383399B2 (en) Method and apparatus for memory compression
US6987704B2 (en) Synchronous semiconductor memory device with input-data controller advantageous to low power and high frequency
US20060149982A1 (en) Memory power saving state