US20080035984A1 - Flash memory device and method of fabricating the same - Google Patents
Flash memory device and method of fabricating the same Download PDFInfo
- Publication number
- US20080035984A1 US20080035984A1 US11/618,155 US61815506A US2008035984A1 US 20080035984 A1 US20080035984 A1 US 20080035984A1 US 61815506 A US61815506 A US 61815506A US 2008035984 A1 US2008035984 A1 US 2008035984A1
- Authority
- US
- United States
- Prior art keywords
- device isolation
- pattern
- set forth
- film
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 7
- 238000002955 isolation Methods 0.000 claims abstract description 135
- 238000009413 insulation Methods 0.000 claims abstract description 54
- 238000005530 etching Methods 0.000 claims abstract description 35
- 238000003860 storage Methods 0.000 claims abstract description 30
- 239000004065 semiconductor Substances 0.000 claims abstract description 24
- 239000000758 substrate Substances 0.000 claims abstract description 20
- 238000000034 method Methods 0.000 claims description 53
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 19
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 19
- 125000006850 spacer group Chemical group 0.000 claims description 17
- 238000000151 deposition Methods 0.000 claims description 14
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 13
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 13
- 238000005229 chemical vapour deposition Methods 0.000 claims description 11
- 239000007789 gas Substances 0.000 claims description 11
- 238000000059 patterning Methods 0.000 claims description 11
- 230000008021 deposition Effects 0.000 claims description 10
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 claims description 8
- 150000004767 nitrides Chemical class 0.000 claims description 8
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 7
- 229920005591 polysilicon Polymers 0.000 claims description 7
- 238000005137 deposition process Methods 0.000 claims description 6
- 229910052751 metal Inorganic materials 0.000 claims description 6
- 239000002184 metal Substances 0.000 claims description 6
- 238000012545 processing Methods 0.000 claims description 6
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 5
- 230000003647 oxidation Effects 0.000 claims description 5
- 238000007254 oxidation reaction Methods 0.000 claims description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 229910052786 argon Inorganic materials 0.000 claims description 4
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 4
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 3
- 239000001307 helium Substances 0.000 claims description 3
- 229910052734 helium Inorganic materials 0.000 claims description 3
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 claims description 3
- 239000001301 oxygen Substances 0.000 claims description 3
- 229910052760 oxygen Inorganic materials 0.000 claims description 3
- 229910021332 silicide Inorganic materials 0.000 claims description 3
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 3
- 239000003989 dielectric material Substances 0.000 claims description 2
- 239000001257 hydrogen Substances 0.000 claims description 2
- 229910052739 hydrogen Inorganic materials 0.000 claims description 2
- 229910052757 nitrogen Inorganic materials 0.000 claims description 2
- 239000000463 material Substances 0.000 description 7
- 238000007669 thermal treatment Methods 0.000 description 4
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 238000007740 vapor deposition Methods 0.000 description 2
- 239000011800 void material Substances 0.000 description 2
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 229910001882 dioxygen Inorganic materials 0.000 description 1
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000007429 general method Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Definitions
- Embodiments of the present invention described herein generally relate to semiconductor devices such as flash memory devices and methods of fabricating the same.
- a typical semiconductor device is fabricated by forming device isolation layers to define active regions in predetermined places of a semiconductor substrate and subsequently forming gate electrodes crossing over the active regions.
- the device isolation layers are generally formed after forming a trench mask pattern using a technique of shallow trench isolation (STI) that anisotropically etches the semiconductor substrate under the trench mask pattern.
- the gate electrodes are typically formed by depositing a gate insulation film and a gate conductive film in sequence on the active region and patterning the gate conductive film to intersect the active region.
- a nonvolatile memory device such as a flash memory device also includes a floating gate electrode placed under the gate electrode.
- Forming the floating gate electrode is conducted generally using two patterning steps with two mask patterns different from each other (i.e., being arranged in directions parallel and vertical to the active region).
- a patterning step is performed in the direction vertical to the active region to form the gate electrode.
- an expensive photographic process is additionally needed, and a precise control of photographic processing parameters such as overlay characteristics is needed.
- FIGS. 1 through 3 are perspective views showing a general method of fabricating a flash memory device.
- the trench mask pattern 20 may include lower and upper mask patterns 21 and 22 which are stacked in sequence.
- the lower and upper mask patterns, 21 and 22 are each used as a gate insulation film and a floating gate electrode in a memory transistor of the flash memory device.
- a device isolation pattern 30 is formed to fill the trenches 15 .
- the device isolation pattern 30 is formed by forming a device isolation layer to fill the trenches 15 and etching the device isolation layer to expose the upper sidewalls of the upper mask pattern 22 .
- the device isolation layer may be a silicon oxide film formed by chemical vapor deposition (CVD).
- CVD chemical vapor deposition
- the device isolation pattern 30 is formed by etching the device isolation layer including the discontinuous interfaces or voids, a seam 35 is formed at the upper center of the device isolation pattern 30 as shown in FIG. 1 .
- an intergate insulation film 40 and a control gate film 50 are sequentially deposited on the resultant structure including the device isolation pattern 30 .
- the intergate insulation film 40 , the control gate film 50 , and the upper mask pattern 22 are patterned to form gate lines crossing over the active regions.
- the gate line is composed of an intergate insulation pattern 45 , a control gate electrode 55 , and a floating gate electrode 25 interposed between the intergate insulation pattern 45 and the active region, which are sequentially stacked with crossing over the active regions.
- the intergate insulation film 40 and the control gate film 50 may be formed to fill the seam 35 , But, the control gate film 50 formed in the seam 35 may remain therein without being etched away clearly. Such remaining portions of the control gate film 50 in the seam 35 can act as electrical paths 99 causing undesirable bridges between adjacent gate lines and, as a result, yield a defective product.
- Embodiments of the present invention provide a method of fabricating a semiconductor device such as a flash memory device capable of preventing bridges between adjacent gate lines. Embodiments of the present invention also provide flash memory devices capable of preventing bridges between adjacent gate lines.
- One embodiment exemplarily described herein can be characterized as a method of fabricating a flash memory device that includes forming a trench mask pattern, the trench mask pattern comprising a gate insulation pattern and a charge storage pattern; etching the semiconductor substrate using the trench mask pattern as an etch mask thereby forming trenches defining active regions; sequentially forming a lower isolation pattern and an upper device isolation pattern in the trench; sequentially forming an intergate insulation film and a control gate film on the upper device isolation pattern; and patterning the control gate film, the intergate insulation film and the charge storage pattern to form gate lines crossing over the active regions.
- the lower device isolation pattern may be formed by forming a lower device isolation layer to fill the trench and etching the lower device isolation layer until exposing upper sidewalls of the trench.
- the lower device isolation layer may include silicon oxide and be formed by a process such as chemical vapor deposition. Further, the lower device isolation layer may be formed by a process in which successive steps of film deposition and etching are performed at least once.
- the structure including the lower device isolation layer may be thermally treated at a temperature of about 500° C. to about 900° C. before forming the upper device isolation pattern.
- the thermal treatment may be carried out in an ambient containing at least one of nitrogen, argon, oxygen, and water vapor under pressure of about 10 Torr to about 760 Torr.
- the upper device isolation pattern can be formed by forming an upper device isolation layer on the lower device isolation pattern and etching the upper device isolation layer until upper sidewalls of the trench mask pattern are exposed.
- the upper device isolation layer may include a high-density plasma silicon oxide film.
- the high-density plasma silicon oxide film may be formed according to a high-density plasma deposition process whereby film deposition and etching are simultaneously conducted.
- the high-density plasma deposition process may use processing gas with at least one of helium and hydrogen.
- a thermal oxide film may be formed on an inner wall of the trench by means of thermal oxidation before forming the lower device isolation pattern.
- a nitride liner may be further formed on the thermal oxide film before forming the lower device isolation pattern.
- the gate line may include a charge storage electrode, an intergate insulation pattern and a control gate electrode, which are stacked in sequence.
- the intergate insulation pattern and the control gate electrode are stacked in sequence and cross over the active regions.
- the charge storage electrode is interposed between the active region and the intergate insulation pattern. Further, the intergate insulation pattern directly contacts the upper device isolation pattern over the trench.
- the charge storage electrode includes polysilicon and the intergate insulation pattern includes at least one of silicon oxide, silicon nitride, silicon oxynitride, and high-dielectric material.
- the control gate electrode includes at least one of polysilicon, metal silicide, and metal.
- the charge storage pattern after being used as an etch mask in forming the trench, turns into the charge storage electrode while forming the gate line.
- spacers may be further formed on both sidewalls of the trench mask pattern before forming the intergate insulation film.
- the upper device isolation pattern may be etched using the spacers as an etch mask, thereby forming a recess region before forming the intergate insulation film.
- a bottom surface of the recess region may be lower than a bottom surface of the spacers and higher than a top surface of the lower device isolation pattern.
- FIG. 1 Another embodiment exemplarily described herein can be characterized as a flash memory device that includes a semiconductor substrate including trenches defining active regions; lower and upper device isolation patterns disposed in the trench; an intergate insulation pattern and a control gate electrode disposed on the semiconductor substrate to cross over the active regions; a charge storage electrode between the control gate electrode and the active region; and a gate insulation pattern between the charge storage electrode and the active region, wherein the intergate insulation patter directly contacts the upper device isolation pattern between the active regions.
- the lower device isolation pattern may include silicon oxide formed by a chemical vapor deposition process
- the upper device isolation pattern may include silicon oxide formed by a high-density plasma deposition process.
- the lower device isolation pattern includes a discontinuous interface extending toward a bottom of the trench from a top center of the lower device isolation pattern, and the upper device isolation pattern covers the discontinuous interface of the lower device isolation pattern.
- spacers may be disposed at both sidewalls of the charge storage electrode under the intergate insulation pattern.
- the spacers expose a top surface of the upper device isolation pattern.
- the upper device isolation pattern may include a recess region formed between the spacers. In this case, a bottom of the recess region is leveled lower than a bottom of the spacers and higher than a top of the lower device isolation pattern.
- Still another embodiment exemplarily described herein can be characterized as a memory device that includes a semiconductor substrate including trenches defining active regions; a lower device isolation pattern in the trench, wherein a void is defined within the lower device isolation pattern; an upper device isolation pattern in the trench and on the lower device isolation pattern, wherein the upper device isolation pattern extends substantially contiguously between the active regions from an upper surface of the upper device isolation pattern to a lower surface of the upper device isolation pattern; an intergate insulation pattern and a control gate electrode disposed on the semiconductor substrate to cross over the active regions; a charge storage electrode between the control gate electrode and the active region; and a gate insulation pattern between the charge storage electrode and the active region.
- FIGS. 1 through 3 are perspective views showing a conventional method of fabricating a flash memory device
- FIGS. 4-11 are perspective views illustrating one embodiment of a method of fabricating a flash memory device.
- FIG. 12 is a sectional view illustrating an exemplary embodiment of a flash memory device.
- first, second, or third for representing pluralities of various regions or films, those terms are employed to differentiate one from another, not restrictive thereto.
- a first region or film may be referred to as a second region or film in another embodiment.
- embodiments described herein may include their complementary cases.
- like reference numerals refer to like elements throughout.
- FIGS. 4-11 are perspective views illustrating one embodiment of a method of fabricating a flash memory device.
- the semiconductor substrate 100 is anisotropically etched by using the trench mask patterns 110 as an etch mask, forming trenches 105 to confine active regions.
- the trench mask pattern 110 includes first and second trench mask films 111 and 112 .
- the first trench mask film 111 may include a material such as silicon oxide formed, for example, by thermal oxidation and the second trench mask film 112 may include a material such as polysilicon.
- the first and second trench mask films, 111 and 112 remain after forming the trenches 105 so that they may be used as a gate insulation film and a charge storage film (e.g., a floating gate film) for cell transistors of a subsequently formed flash memory device.
- a charge storage film e.g., a floating gate film
- the trench mask pattern 110 may further include a third trench mask film 113 on the second trench mask film 112 .
- the third trench mask film 113 may include a material such as silicon nitride.
- the trench mask pattern 110 which includes silicon oxide and nitride materials, may be made up with the first and third trench mask films 111 and 113 . In this case, the trench mask pattern 110 may be removed after the etching process for making the trenches 105 .
- Forming the trenches 105 can be carried out by anisotropically etching the semiconductor substrate 100 using an etch recipe having selectivity to the trench mask pattern 110 .
- the active regions correspond with the area under the trench mask patterns 110 and the trenches 105 are formed between the trench mask patterns 110 .
- a process of thermal oxidation is carried out on the resultant structure including the trenches 105 , thereby forming a thermal oxide film 120 on the inner walls of the trenches 105 .
- This thermal oxidation contributes to curing physical damages that would be generated on the inner walls during the former anisotropic etching process.
- a silicon nitride film 130 is conformably formed on the resultant structure including the thermal oxide film 120 .
- the silicon nitride film 130 since the silicon nitride film 130 is formed in high density, it acts to intercept impurities from penetrating through the active regions used for channel regions of transistors.
- the thermal oxide film 120 blocks a direct contact between the silicon nitride film 130 and the semiconductor substrate 100 , thereby lessening stress due to a difference of thermal coefficient coefficients.
- a lower device isolation layer is formed on the resultant structure including the silicon nitride film 130 by filling the trenches 105 .
- the lower device isolation layer may include a material such as silicon oxide and be formed according to a method such as CVD. According to one embodiment, the lower device isolation layer may be formed in a single vapor deposition step. According to another embodiment, the lower device isolation layer may be formed in successive vapor deposition and etching steps, which may be repeated as desired.
- a discontinuous interface 145 e.g., a void, a seam, etc.
- voids are formed by overhangs generated in the gap region.
- the lower device isolation layer is etched using the trench mask patterns 10 as an etch mask to form lower device isolation patterns 140 exposing sidewalls of the trench mask patterns 110 .
- the lower device isolation patterns 140 may be formed by etching and flattening (or planarizing) the lower device isolation layer until the top surfaces of the trench mask patterns 110 is exposed.
- a chemical-mechanical polishing (CMP) technique may be used for the planarization process.
- CMP chemical-mechanical polishing
- the silicon nitride film 130 is etched to form a nitride liner 135 interposed between the trench mask pattern 110 and the lower device isolation pattern 140 .
- the lower device isolation layer is further etched to form a lower device isolation pattern 140 having an upper surface that is lower than an upper surface of the active region. Accordingly, the lower device isolation pattern 140 may have an upper surface that is substantially planar. During the further etching process, the lower device isolation pattern 140 still contains the discontinuous interface 145 extending toward the bottom of the trench 105 .
- the third trench mask film 113 and the nitride liner 135 may include a material such as silicon nitride.
- the third trench mask film 113 and the nitride liner 135 have an etching selectivity to the lower device isolation pattern 140 .
- the nitride liner 135 may be used as an etch mask, along with the trench mask pattern 110 , for preventing damages during the etching process to form the lower device isolation patterns 140 .
- a thermal treatment may be carried out on the resultant structure including the lower device isolation patterns 140 .
- This thermal treatment may be conducted in a gas ambient containing at least one of nitrogen (N 2 ), argon (Ar), oxygen (O 2 ), and water vapor (H 2 O), with the temperature of about 500° C. to about 900° C., under a pressure of about 10 Torr to about 760 Torr.
- the lower device isolation pattern 140 may be densified upon performing the thermal treatment.
- an upper device isolation layer 150 is formed on the resultant structure including the lower device isolation patterns 140 .
- the upper device isolation layer 150 may include a material such as an oxide and be formed according to a high-density plasma (HDP) deposition process.
- HDP high-density plasma
- a CMP process is then carried out to etch the upper device isolation layer 150 and expose the tops of the trench mask patterns 110 .
- HDP processes are different from alternately conducting the film deposition and etching steps (i.e., the process used to form the lower device isolation layer).
- film deposition and etching steps of HDP processes are carried out in the same reaction chamber, HDP processes are differentiated from processes of forming the lower device isolation layer by alternately conducting film deposition and etching steps in different reaction chambers. Due the manner in which the HDP oxide layer is formed, the upper device isolation layer 150 does not have a discontinuous interface generating seams. Such a structure is different from the lower device isolation pattern 140 .
- depositing and sputtering gases for depositing and etching the upper device isolation layer 150 flow into the same chamber.
- the depositing gas may contain at least one of silane (SiH 4 ) gas, disilane (Si 2 H 4 ) gas, and oxygen gas.
- the sputtering gas may contain at least one of hydrogen gas, helium gas, and argon gas.
- the upper device isolation layer 150 may be formed by repeating the HDP process several times. In this case, the step of etching the upper device isolation layer 150 may be carried out after completing the HDP process.
- the upper device isolation layer 150 is selectively etched to form upper device isolation patterns 155 on the lower device isolation patterns 140 . Because the upper device isolation layer 150 was subject to a CMP process, an upper surface of the upper device isolation pattern 155 may be substantially planar.
- an upper surface of the upper device isolation pattern 155 may be lower than the second trench mask film 112 and higher than the first trench mask film 111 . According to another embodiment, an upper surface of the upper device isolation pattern 155 may be lower than the upper surface of the active region (as shown in FIG. 9 ).
- the third trench mask film 113 is then removed by means of an etching recipe having selectivity to the upper device isolation pattern 155 .
- the etching step for removing the third trench mask film 113 may be carried out by a technique such as wet etching. During this, sidewalls of the nitride liner 135 , which are exposed on the upper device isolation patterns 155 , may be removed along with the third trench mask film 113 .
- an intergate insulation film 160 and a control gate film 170 are then deposited in sequence on the resultant structure including the upper device isolation patterns 155 .
- the intergate insulation film 160 directly contacts the upper device isolation patterns 155 in the trenches 105 .
- the intergate insulation film 160 includes at least one of a silicon oxide, a silicon nitride, a silicon oxynitride and a high-dielectric layer.
- the control gate film 170 includes at least one of a polysilicon, a metal silicide and a metal layer.
- the intergate insulation film 160 may include a silicon oxide layer, a silicon nitride layer and a silicon oxide layer stacked in sequence.
- the control gate film 170 may, for example, include lower and upper control gate films 171 and 172 which are stacked in sequence.
- the lower control gate film 171 may include, for example, polysilicon while the upper control gate film 172 may include, for example, tungsten silicide.
- the control gate film 170 , the intergate insulation film 160 and the first and second trench mask films 111 and 112 , respectively, are patterned to form gate lines crossing over the active regions.
- the gate line is formed of a charge storage electrode 117 (e.g., a floating gate electrode), an intergate insulation pattern 165 , and a control gate electrode 175 which are stacked in sequence.
- the first trench mask film 111 is patterned to form gate insulation film 116 .
- Forming the gate lines can be carried out by anisotropically etching the control gate film 170 with an etch recipe having a selectivity to the intergate insulation film 165 , etching the intergate insulation film 150 to expose the second trench mask film 112 and then anisotropically etching the second trench mask film 112 with an etch recipe having a selectivity to silicon oxide.
- the charge storage electrode 117 is formed by patterning the second trench mask film 112 , previously used as the etch mask for the trenches, and is self-aligned on the active region.
- the intergate insulation patterns 165 cross over the active regions and the upper device isolation patterns 155 , covering the top and sidewalls of the charge storage electrode 117 . Because the upper device isolation patterns 155 contact both the intergate insulation patterns 165 and the lower device isolation patterns 140 , it is possible to prevent technical problems caused by the discontinuous interface 145 of the lower device isolation patterns 140 .
- the control gate electrode 175 results from patterning the lower and upper gate films 171 and 172 , being composed of lower and upper control gate electrodes 176 and 177 .
- FIG. 12 is a sectional view illustrating an exemplary embodiment of a flash memory device.
- spacers 119 may be formed at both sidewalls of trench mask patterns 110 ′.
- the spacers 119 may be formed on the resultant structure including the upper device isolation patterns 155 .
- the exposed top surfaces of the device isolation patterns 155 are etched to form recess regions 200 having a bottom surface lower than the top surfaces of the active regions.
- the subsequent processing steps after forming the recess regions 200 are same as those exemplarily described above with respect to FIGS. 4-11 .
- Forming the recess regions 200 as shown in FIG. 12 allows the control gate electrode 175 to be extended toward the bottoms of the trenches 105 .
- This extended control gate electrode 175 can be used as a shielding layer, contributing to reducing electrical interference between adjacent memory cells.
- the HDP process is used to form the upper device isolation pattern on the lower device isolation pattern, formed by CVD.
- the upper device isolation pattern extends substantially contiguously between the active regions from an upper surface thereof to a lower surface thereof.
- the seam generable at the upper center of the lower device isolation pattern is covered by the upper device isolation pattern and bridges between adjacent gate lines, which would otherwise be generated by filling the seam with the intergate insulation film and the control gate film as discussed above with respect to FIGS. 1-3 , can be prevented.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
- Element Separation (AREA)
Abstract
Description
- This patent application claims the benefit of foreign priority to Korean Patent Application No. 2006-75247 filed on Aug. 9, 2006, the entire contents of which are hereby incorporated by reference.
- 1. Field of Invention
- Embodiments of the present invention described herein generally relate to semiconductor devices such as flash memory devices and methods of fabricating the same.
- 2. Description of the Related Art
- A typical semiconductor device is fabricated by forming device isolation layers to define active regions in predetermined places of a semiconductor substrate and subsequently forming gate electrodes crossing over the active regions. The device isolation layers are generally formed after forming a trench mask pattern using a technique of shallow trench isolation (STI) that anisotropically etches the semiconductor substrate under the trench mask pattern. The gate electrodes are typically formed by depositing a gate insulation film and a gate conductive film in sequence on the active region and patterning the gate conductive film to intersect the active region.
- Meanwhile, a nonvolatile memory device such a flash memory device also includes a floating gate electrode placed under the gate electrode. Forming the floating gate electrode is conducted generally using two patterning steps with two mask patterns different from each other (i.e., being arranged in directions parallel and vertical to the active region). In this process for forming the floating gate electrode, a patterning step is performed in the direction vertical to the active region to form the gate electrode. But, in the case of a patterning step in the direction parallel to the active region, an expensive photographic process is additionally needed, and a precise control of photographic processing parameters such as overlay characteristics is needed.
- With high integration density of semiconductor devices, it becomes more difficult to regulate the parameters of photographic process. Accordingly, a way of patterning a floating gate conductive film in self-alignment has been proposed for replacing the patterning step based on a photographic process.
-
FIGS. 1 through 3 are perspective views showing a general method of fabricating a flash memory device. - Referring to
FIG. 1 , after forming atrench mask pattern 20 on asemiconductor substrate 10,trenches 15 are formed to define active regions by using thetrench mask pattern 20 as an etch mask. Here, thetrench mask pattern 20 may include lower andupper mask patterns - Next, a
device isolation pattern 30 is formed to fill thetrenches 15. Thedevice isolation pattern 30 is formed by forming a device isolation layer to fill thetrenches 15 and etching the device isolation layer to expose the upper sidewalls of theupper mask pattern 22. In this conventional art, the device isolation layer may be a silicon oxide film formed by chemical vapor deposition (CVD). But, as well known, when a gap region (e.g., the trench 15) with a large aspect ratio is filled up with a layer form by CVD, discontinuous interfaces or voids are generated due to the step coverage characteristics of the CVD layer (see “Silicon Processing for the VLSI Era: Volume 1—Process Technology” written by Stanley Wolf, pp. 185 of 1990 edition, Lattice Press, and “Silicon Processing for the VLSI Era: Volume 2—Process Integration” written by Stanley Wolf, pp. 202 of 1990 edition by Lattice Press). As thedevice isolation pattern 30 is formed by etching the device isolation layer including the discontinuous interfaces or voids, aseam 35 is formed at the upper center of thedevice isolation pattern 30 as shown inFIG. 1 . - Referring to
FIG. 2 , anintergate insulation film 40 and acontrol gate film 50 are sequentially deposited on the resultant structure including thedevice isolation pattern 30. Referring toFIG. 3 , theintergate insulation film 40, thecontrol gate film 50, and theupper mask pattern 22 are patterned to form gate lines crossing over the active regions. The gate line is composed of anintergate insulation pattern 45, acontrol gate electrode 55, and a floatinggate electrode 25 interposed between theintergate insulation pattern 45 and the active region, which are sequentially stacked with crossing over the active regions. - As shown in
FIG. 3 , theintergate insulation film 40 and thecontrol gate film 50 may be formed to fill theseam 35, But, thecontrol gate film 50 formed in theseam 35 may remain therein without being etched away clearly. Such remaining portions of thecontrol gate film 50 in theseam 35 can act aselectrical paths 99 causing undesirable bridges between adjacent gate lines and, as a result, yield a defective product. - Embodiments of the present invention provide a method of fabricating a semiconductor device such as a flash memory device capable of preventing bridges between adjacent gate lines. Embodiments of the present invention also provide flash memory devices capable of preventing bridges between adjacent gate lines.
- One embodiment exemplarily described herein can be characterized as a method of fabricating a flash memory device that includes forming a trench mask pattern, the trench mask pattern comprising a gate insulation pattern and a charge storage pattern; etching the semiconductor substrate using the trench mask pattern as an etch mask thereby forming trenches defining active regions; sequentially forming a lower isolation pattern and an upper device isolation pattern in the trench; sequentially forming an intergate insulation film and a control gate film on the upper device isolation pattern; and patterning the control gate film, the intergate insulation film and the charge storage pattern to form gate lines crossing over the active regions.
- In one embodiment, the lower device isolation pattern may be formed by forming a lower device isolation layer to fill the trench and etching the lower device isolation layer until exposing upper sidewalls of the trench. During this process, the lower device isolation layer may include silicon oxide and be formed by a process such as chemical vapor deposition. Further, the lower device isolation layer may be formed by a process in which successive steps of film deposition and etching are performed at least once.
- In one embodiment, the structure including the lower device isolation layer may be thermally treated at a temperature of about 500° C. to about 900° C. before forming the upper device isolation pattern. The thermal treatment may be carried out in an ambient containing at least one of nitrogen, argon, oxygen, and water vapor under pressure of about 10 Torr to about 760 Torr.
- In one embodiment, the upper device isolation pattern can be formed by forming an upper device isolation layer on the lower device isolation pattern and etching the upper device isolation layer until upper sidewalls of the trench mask pattern are exposed. The upper device isolation layer may include a high-density plasma silicon oxide film. The high-density plasma silicon oxide film may be formed according to a high-density plasma deposition process whereby film deposition and etching are simultaneously conducted. The high-density plasma deposition process may use processing gas with at least one of helium and hydrogen.
- In one embodiment, a thermal oxide film may be formed on an inner wall of the trench by means of thermal oxidation before forming the lower device isolation pattern. In addition, a nitride liner may be further formed on the thermal oxide film before forming the lower device isolation pattern.
- In one embodiment, the gate line may include a charge storage electrode, an intergate insulation pattern and a control gate electrode, which are stacked in sequence. The intergate insulation pattern and the control gate electrode are stacked in sequence and cross over the active regions. The charge storage electrode is interposed between the active region and the intergate insulation pattern. Further, the intergate insulation pattern directly contacts the upper device isolation pattern over the trench.
- In one embodiment, the charge storage electrode includes polysilicon and the intergate insulation pattern includes at least one of silicon oxide, silicon nitride, silicon oxynitride, and high-dielectric material. The control gate electrode includes at least one of polysilicon, metal silicide, and metal.
- In one embodiment, the charge storage pattern, after being used as an etch mask in forming the trench, turns into the charge storage electrode while forming the gate line.
- In one embodiment, spacers may be further formed on both sidewalls of the trench mask pattern before forming the intergate insulation film. In this case, the upper device isolation pattern may be etched using the spacers as an etch mask, thereby forming a recess region before forming the intergate insulation film. A bottom surface of the recess region may be lower than a bottom surface of the spacers and higher than a top surface of the lower device isolation pattern.
- Another embodiment exemplarily described herein can be characterized as a flash memory device that includes a semiconductor substrate including trenches defining active regions; lower and upper device isolation patterns disposed in the trench; an intergate insulation pattern and a control gate electrode disposed on the semiconductor substrate to cross over the active regions; a charge storage electrode between the control gate electrode and the active region; and a gate insulation pattern between the charge storage electrode and the active region, wherein the intergate insulation patter directly contacts the upper device isolation pattern between the active regions.
- In one embodiment, the lower device isolation pattern may include silicon oxide formed by a chemical vapor deposition process, and the upper device isolation pattern may include silicon oxide formed by a high-density plasma deposition process. Further, the lower device isolation pattern includes a discontinuous interface extending toward a bottom of the trench from a top center of the lower device isolation pattern, and the upper device isolation pattern covers the discontinuous interface of the lower device isolation pattern.
- In one embodiment, spacers may be disposed at both sidewalls of the charge storage electrode under the intergate insulation pattern. Here, the spacers expose a top surface of the upper device isolation pattern. In addition, the upper device isolation pattern may include a recess region formed between the spacers. In this case, a bottom of the recess region is leveled lower than a bottom of the spacers and higher than a top of the lower device isolation pattern.
- Still another embodiment exemplarily described herein can be characterized as a memory device that includes a semiconductor substrate including trenches defining active regions; a lower device isolation pattern in the trench, wherein a void is defined within the lower device isolation pattern; an upper device isolation pattern in the trench and on the lower device isolation pattern, wherein the upper device isolation pattern extends substantially contiguously between the active regions from an upper surface of the upper device isolation pattern to a lower surface of the upper device isolation pattern; an intergate insulation pattern and a control gate electrode disposed on the semiconductor substrate to cross over the active regions; a charge storage electrode between the control gate electrode and the active region; and a gate insulation pattern between the charge storage electrode and the active region.
- A further understanding of the nature and advantages of the present invention herein may be realized by reference to the remaining portions of the specification and the attached drawings.
- The accompanying figures are included to provide a further understanding of the present invention, and are incorporated in and constitute a part of this specification. The drawings illustrate exemplary embodiments of the present invention and, together with the description, serve to explain principles of the present invention. In the figures:
-
FIGS. 1 through 3 are perspective views showing a conventional method of fabricating a flash memory device; -
FIGS. 4-11 are perspective views illustrating one embodiment of a method of fabricating a flash memory device; and -
FIG. 12 is a sectional view illustrating an exemplary embodiment of a flash memory device. - Embodiments of the present invention will be exemplarily described below in more detail with reference to the accompanying drawings. These embodiments may, however, be realized in different forms and should not be constructed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present invention to those skilled in the art.
- In the figures, the dimensions of layers and regions are exaggerated for clarity of illustration. It will also be understood that when a layer (or film) is referred to as being ‘on’ another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. Further, it will be understood that when a layer is referred to as being ‘under’ another layer, it can be directly under, and one or more intervening layers may also be present. In addition, it will also be understood that when a layer is referred to as being ‘between’ two layers, it can be the only layer between the two layers, or one or more intervening layers may also be present.
- Moreover, the description hereinbelow uses terms of first, second, or third for representing pluralities of various regions or films, those terms are employed to differentiate one from another, not restrictive thereto. In a certain case, a first region or film may be referred to as a second region or film in another embodiment. And, embodiments described herein may include their complementary cases. In the figures, like reference numerals refer to like elements throughout.
- Hereinafter, it will be described about an exemplary embodiment of the present invention in conjunction with the accompanying drawings.
-
FIGS. 4-11 are perspective views illustrating one embodiment of a method of fabricating a flash memory device. - Referring to
FIG. 4 , after arrangingtrench mask patterns 110 on asemiconductor substrate 100, thesemiconductor substrate 100 is anisotropically etched by using thetrench mask patterns 110 as an etch mask, formingtrenches 105 to confine active regions. - According to one embodiment, the
trench mask pattern 110 includes first and secondtrench mask films trench mask film 111 may include a material such as silicon oxide formed, for example, by thermal oxidation and the secondtrench mask film 112 may include a material such as polysilicon. As illustrated, the first and second trench mask films, 111 and 112, remain after forming thetrenches 105 so that they may be used as a gate insulation film and a charge storage film (e.g., a floating gate film) for cell transistors of a subsequently formed flash memory device. - According to another embodiment, the
trench mask pattern 110 may further include a thirdtrench mask film 113 on the secondtrench mask film 112. The thirdtrench mask film 113 may include a material such as silicon nitride. According to still another embodiment, thetrench mask pattern 110, which includes silicon oxide and nitride materials, may be made up with the first and thirdtrench mask films trench mask pattern 110 may be removed after the etching process for making thetrenches 105. - Forming the
trenches 105 can be carried out by anisotropically etching thesemiconductor substrate 100 using an etch recipe having selectivity to thetrench mask pattern 110. As a result, the active regions correspond with the area under thetrench mask patterns 110 and thetrenches 105 are formed between thetrench mask patterns 110. - Referring to
FIG. 5 , a process of thermal oxidation is carried out on the resultant structure including thetrenches 105, thereby forming athermal oxide film 120 on the inner walls of thetrenches 105. This thermal oxidation contributes to curing physical damages that would be generated on the inner walls during the former anisotropic etching process. - According to one embodiment, a
silicon nitride film 130 is conformably formed on the resultant structure including thethermal oxide film 120. As well known, since thesilicon nitride film 130 is formed in high density, it acts to intercept impurities from penetrating through the active regions used for channel regions of transistors. During formation of thesilicon nitride Film 130, thethermal oxide film 120 blocks a direct contact between thesilicon nitride film 130 and thesemiconductor substrate 100, thereby lessening stress due to a difference of thermal coefficient coefficients. - Next, referring to
FIG. 6 , a lower device isolation layer is formed on the resultant structure including thesilicon nitride film 130 by filling thetrenches 105. The lower device isolation layer may include a material such as silicon oxide and be formed according to a method such as CVD. According to one embodiment, the lower device isolation layer may be formed in a single vapor deposition step. According to another embodiment, the lower device isolation layer may be formed in successive vapor deposition and etching steps, which may be repeated as desired. - In the meantime, as well known, when a gap region (e.g., the trench 105) with a large aspect ratio is filled up with a film by means of CVD, a discontinuous interface 145 (e.g., a void, a seam, etc.) is generated, as shown in
FIG. 6 , due to the step coverage characteristics of such a CVD film. If the step coverage characteristics become too poor, voids (not shown) are formed by overhangs generated in the gap region. - The lower device isolation layer is etched using the
trench mask patterns 10 as an etch mask to form lowerdevice isolation patterns 140 exposing sidewalls of thetrench mask patterns 110. The lowerdevice isolation patterns 140 may be formed by etching and flattening (or planarizing) the lower device isolation layer until the top surfaces of thetrench mask patterns 110 is exposed. A chemical-mechanical polishing (CMP) technique may be used for the planarization process. Subsequently, thesilicon nitride film 130 is etched to form anitride liner 135 interposed between thetrench mask pattern 110 and the lowerdevice isolation pattern 140. - Referring to
FIG. 7 , the lower device isolation layer is further etched to form a lowerdevice isolation pattern 140 having an upper surface that is lower than an upper surface of the active region. Accordingly, the lowerdevice isolation pattern 140 may have an upper surface that is substantially planar. During the further etching process, the lowerdevice isolation pattern 140 still contains thediscontinuous interface 145 extending toward the bottom of thetrench 105. - As mentioned above, the third
trench mask film 113 and thenitride liner 135 may include a material such as silicon nitride. In this case, the thirdtrench mask film 113 and thenitride liner 135 have an etching selectivity to the lowerdevice isolation pattern 140. Thenitride liner 135 may be used as an etch mask, along with thetrench mask pattern 110, for preventing damages during the etching process to form the lowerdevice isolation patterns 140. - According to one embodiment, a thermal treatment may be carried out on the resultant structure including the lower
device isolation patterns 140. This thermal treatment may be conducted in a gas ambient containing at least one of nitrogen (N2), argon (Ar), oxygen (O2), and water vapor (H2O), with the temperature of about 500° C. to about 900° C., under a pressure of about 10 Torr to about 760 Torr. The lowerdevice isolation pattern 140 may be densified upon performing the thermal treatment. - Referring to
FIG. 8 , an upperdevice isolation layer 150 is formed on the resultant structure including the lowerdevice isolation patterns 140. According to one embodiment, the upperdevice isolation layer 150 may include a material such as an oxide and be formed according to a high-density plasma (HDP) deposition process. A CMP process is then carried out to etch the upperdevice isolation layer 150 and expose the tops of thetrench mask patterns 110. - In the aforementioned HDP process, film deposition occurs simultaneously with etching of the film, but the deposition rate is faster than the etching rate. Because film deposition occurs simultaneously with etching of the film, HDP processes are different from alternately conducting the film deposition and etching steps (i.e., the process used to form the lower device isolation layer). Moreover, because film deposition and etching steps of HDP processes are carried out in the same reaction chamber, HDP processes are differentiated from processes of forming the lower device isolation layer by alternately conducting film deposition and etching steps in different reaction chambers. Due the manner in which the HDP oxide layer is formed, the upper
device isolation layer 150 does not have a discontinuous interface generating seams. Such a structure is different from the lowerdevice isolation pattern 140. - During the HDP process, depositing and sputtering gases for depositing and etching the upper
device isolation layer 150 flow into the same chamber. According to one embodiment, the depositing gas may contain at least one of silane (SiH4) gas, disilane (Si2H4) gas, and oxygen gas. The sputtering gas may contain at least one of hydrogen gas, helium gas, and argon gas. - According to another embodiment, the upper
device isolation layer 150 may be formed by repeating the HDP process several times. In this case, the step of etching the upperdevice isolation layer 150 may be carried out after completing the HDP process. - Referring to
FIG. 9 , using the trench mask pattern 110 (i.e., the third trench mask film 113) and thenitride liner 135 as an etch mask, the upperdevice isolation layer 150 is selectively etched to form upperdevice isolation patterns 155 on the lowerdevice isolation patterns 140. Because the upperdevice isolation layer 150 was subject to a CMP process, an upper surface of the upperdevice isolation pattern 155 may be substantially planar. - According to one embodiment, an upper surface of the upper
device isolation pattern 155 may be lower than the secondtrench mask film 112 and higher than the firsttrench mask film 111. According to another embodiment, an upper surface of the upperdevice isolation pattern 155 may be lower than the upper surface of the active region (as shown inFIG. 9 ). - The third
trench mask film 113 is then removed by means of an etching recipe having selectivity to the upperdevice isolation pattern 155. The etching step for removing the thirdtrench mask film 113 may be carried out by a technique such as wet etching. During this, sidewalls of thenitride liner 135, which are exposed on the upperdevice isolation patterns 155, may be removed along with the thirdtrench mask film 113. - Referring to
FIG. 10 , anintergate insulation film 160 and acontrol gate film 170 are then deposited in sequence on the resultant structure including the upperdevice isolation patterns 155. As a result, theintergate insulation film 160 directly contacts the upperdevice isolation patterns 155 in thetrenches 105. - According to one embodiment, the
intergate insulation film 160 includes at least one of a silicon oxide, a silicon nitride, a silicon oxynitride and a high-dielectric layer. Thecontrol gate film 170 includes at least one of a polysilicon, a metal silicide and a metal layer. For instance, theintergate insulation film 160 may include a silicon oxide layer, a silicon nitride layer and a silicon oxide layer stacked in sequence. Thecontrol gate film 170 may, for example, include lower and uppercontrol gate films control gate film 171 may include, for example, polysilicon while the uppercontrol gate film 172 may include, for example, tungsten silicide. - Referring to
FIG. 11 , thecontrol gate film 170, theintergate insulation film 160 and the first and secondtrench mask films intergate insulation pattern 165, and acontrol gate electrode 175 which are stacked in sequence. The firsttrench mask film 111 is patterned to formgate insulation film 116. Forming the gate lines can be carried out by anisotropically etching thecontrol gate film 170 with an etch recipe having a selectivity to theintergate insulation film 165, etching theintergate insulation film 150 to expose the secondtrench mask film 112 and then anisotropically etching the secondtrench mask film 112 with an etch recipe having a selectivity to silicon oxide. - During this, the
charge storage electrode 117 is formed by patterning the secondtrench mask film 112, previously used as the etch mask for the trenches, and is self-aligned on the active region. Theintergate insulation patterns 165 cross over the active regions and the upperdevice isolation patterns 155, covering the top and sidewalls of thecharge storage electrode 117. Because the upperdevice isolation patterns 155 contact both theintergate insulation patterns 165 and the lowerdevice isolation patterns 140, it is possible to prevent technical problems caused by thediscontinuous interface 145 of the lowerdevice isolation patterns 140. Thecontrol gate electrode 175 results from patterning the lower andupper gate films control gate electrodes -
FIG. 12 is a sectional view illustrating an exemplary embodiment of a flash memory device. - Referring to
FIGS. 9 and 12 , before forming theintergate insulation film 160,spacers 119 may be formed at both sidewalls oftrench mask patterns 110′. Thespacers 119 may be formed on the resultant structure including the upperdevice isolation patterns 155. Next, using thespacers 119 and thetrench mask patterns 110′ as an etch mask, the exposed top surfaces of thedevice isolation patterns 155 are etched to formrecess regions 200 having a bottom surface lower than the top surfaces of the active regions. - The subsequent processing steps after forming the
recess regions 200 are same as those exemplarily described above with respect toFIGS. 4-11 . Forming therecess regions 200 as shown inFIG. 12 allows thecontrol gate electrode 175 to be extended toward the bottoms of thetrenches 105. This extendedcontrol gate electrode 175 can be used as a shielding layer, contributing to reducing electrical interference between adjacent memory cells. - As described above, the HDP process is used to form the upper device isolation pattern on the lower device isolation pattern, formed by CVD. Thus, the upper device isolation pattern extends substantially contiguously between the active regions from an upper surface thereof to a lower surface thereof. Thus, the seam generable at the upper center of the lower device isolation pattern is covered by the upper device isolation pattern and bridges between adjacent gate lines, which would otherwise be generated by filling the seam with the intergate insulation film and the control gate film as discussed above with respect to
FIGS. 1-3 , can be prevented. - By forming the charge storage electrode in self-alignment, an aspect ratio of a gap region made by the trench mask patterns and the trenches increases to deepen the problems due to the gate bridges and the seam. But, those technical problems can be prevented effectively by the present invention that provides the way of covering the seam by the HDP film.
- The above-disclosed subject matter is to be considered illustrative, and not restrictive, and the appended claims are intended to cover all such modifications, enhancements, and other embodiments, which fall within the true spirit and scope of the present invention. Thus, to the maximum extent allowed by law, the scope of the present invention is to be determined by the broadest permissible interpretation of the following claims and their equivalents, and shall not be restricted or limited by the foregoing detailed description.
Claims (24)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/910,552 US20110037109A1 (en) | 2006-08-09 | 2010-10-22 | Semiconductor devices including lower and upper device isolation patterns |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020060075247A KR100748559B1 (en) | 2006-08-09 | 2006-08-09 | Flash memory device and method of forming the same |
KR2006-75247 | 2006-08-09 | ||
KR10-2006-0075247 | 2006-08-09 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/910,552 Division US20110037109A1 (en) | 2006-08-09 | 2010-10-22 | Semiconductor devices including lower and upper device isolation patterns |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080035984A1 true US20080035984A1 (en) | 2008-02-14 |
US7842569B2 US7842569B2 (en) | 2010-11-30 |
Family
ID=38602631
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/618,155 Expired - Fee Related US7842569B2 (en) | 2006-08-09 | 2006-12-29 | Flash memory device and method of fabricating the same |
US12/910,552 Abandoned US20110037109A1 (en) | 2006-08-09 | 2010-10-22 | Semiconductor devices including lower and upper device isolation patterns |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/910,552 Abandoned US20110037109A1 (en) | 2006-08-09 | 2010-10-22 | Semiconductor devices including lower and upper device isolation patterns |
Country Status (2)
Country | Link |
---|---|
US (2) | US7842569B2 (en) |
KR (1) | KR100748559B1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080203458A1 (en) * | 2007-02-22 | 2008-08-28 | Hynix Semiconductor Inc. | Semiconductor Memory Device and Method of Fabricating the Same |
US20100230741A1 (en) * | 2009-03-12 | 2010-09-16 | Samsung Electronics Co., Ltd. | Semiconductor devices with an air gap in trench isolation dielectric |
US7842569B2 (en) * | 2006-08-09 | 2010-11-30 | Samsung Electronics Co., Ltd. | Flash memory device and method of fabricating the same |
US20110003458A1 (en) * | 2009-07-03 | 2011-01-06 | Samsung Electronics Co., Ltd. | Method of forming device isolation layer and method of fabricating semiconductor device |
US20110237035A1 (en) * | 2004-07-15 | 2011-09-29 | Jiang Yan | Formation of Active Area Using Semiconductor Growth Process without STI Integration |
US20120043673A1 (en) * | 2010-08-20 | 2012-02-23 | Sung-Il Chang | Three-dimensional semiconductor memory device |
KR20130102401A (en) * | 2012-03-07 | 2013-09-17 | 삼성전자주식회사 | Semiconductor device and method for manufacturing the same |
US20130277726A1 (en) * | 2012-04-19 | 2013-10-24 | Sang Hyuk NAM | Semiconductor device and method of manufacturing the same |
CN110491876A (en) * | 2019-08-23 | 2019-11-22 | 福建省晋华集成电路有限公司 | The manufacturing method of semiconductor memory component and the element |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100875034B1 (en) | 2007-01-02 | 2008-12-19 | 주식회사 하이닉스반도체 | Dielectric Film Formation Method of Flash Memory Device |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6274920B1 (en) * | 1998-11-24 | 2001-08-14 | Electronics And Telecommunications Research Institute | Integrated inductor device and method for fabricating the same |
US6551944B1 (en) * | 1999-04-07 | 2003-04-22 | Stmicroelectronics S.R.L. | Process for manufacturing a semiconductor material wafer comprising single-Crystal regions separated by insulating material regions |
US6677209B2 (en) * | 2000-02-14 | 2004-01-13 | Micron Technology, Inc. | Low dielectric constant STI with SOI devices |
US6713365B2 (en) * | 2002-09-04 | 2004-03-30 | Macronix International Co., Ltd. | Methods for filling shallow trench isolations having high aspect ratios |
US20050074948A1 (en) * | 2003-10-07 | 2005-04-07 | Ko Hyung-Ho | Method of manufacturing shallow trench isolation structure using HF vapor etching process |
US20060043456A1 (en) * | 2004-09-02 | 2006-03-02 | Micron Technology, Inc. | Protection of tunnel dielectric using epitaxial silicon |
US7148155B1 (en) * | 2004-10-26 | 2006-12-12 | Novellus Systems, Inc. | Sequential deposition/anneal film densification method |
US20080290448A1 (en) * | 2007-05-22 | 2008-11-27 | Armin Tilke | Semiconductor devices and methods of manufacture thereof |
US20090061647A1 (en) * | 2007-08-27 | 2009-03-05 | Applied Materials, Inc. | Curing methods for silicon dioxide thin films deposited from alkoxysilane precursor with harp ii process |
US20090104755A1 (en) * | 2007-10-22 | 2009-04-23 | Applied Materials, Inc. | High quality silicon oxide films by remote plasma cvd from disilane precursors |
US20090104791A1 (en) * | 2007-10-22 | 2009-04-23 | Applied Materials, Inc. A Delaware Corporation | Methods for Forming a Silicon Oxide Layer Over a Substrate |
US7541297B2 (en) * | 2007-10-22 | 2009-06-02 | Applied Materials, Inc. | Method and system for improving dielectric film quality for void free gap fill |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6358796B1 (en) * | 1999-04-15 | 2002-03-19 | Taiwan Semiconductor Manufacturing Company | Method to fabricate a non-smiling effect structure in split-gate flash with self-aligned isolation |
KR100428805B1 (en) * | 2001-08-09 | 2004-04-28 | 삼성전자주식회사 | Structure of Trench Isolation and Method of Forming The Same |
KR20040059991A (en) | 2002-12-30 | 2004-07-06 | 주식회사 하이닉스반도체 | Method of forming isolating layer for semiconductor device |
KR20060011449A (en) | 2004-07-30 | 2006-02-03 | 주식회사 하이닉스반도체 | Method for isolation in semiconductor device |
KR100634404B1 (en) * | 2004-08-04 | 2006-10-16 | 삼성전자주식회사 | Method Of Forming Pattern Without Void And Gate Pattern Structure Formed By Using The Same |
KR100590220B1 (en) | 2004-08-04 | 2006-06-19 | 삼성전자주식회사 | Non volatile memory device and method of fabricating the same |
KR20060046904A (en) * | 2004-11-12 | 2006-05-18 | 삼성전자주식회사 | Methods of forming flash memory device |
JP4886219B2 (en) * | 2005-06-02 | 2012-02-29 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
KR100696382B1 (en) * | 2005-08-01 | 2007-03-19 | 삼성전자주식회사 | Semiconductor device and method of fabricating the same |
KR100748559B1 (en) * | 2006-08-09 | 2007-08-10 | 삼성전자주식회사 | Flash memory device and method of forming the same |
US7846813B2 (en) * | 2008-02-04 | 2010-12-07 | Fairchild Semiconductor Corporation | Method and apparatus for bonded substrates |
JP2010153458A (en) * | 2008-12-24 | 2010-07-08 | Toshiba Corp | Method of manufacturing semiconductor device, and semiconductor device |
-
2006
- 2006-08-09 KR KR1020060075247A patent/KR100748559B1/en not_active IP Right Cessation
- 2006-12-29 US US11/618,155 patent/US7842569B2/en not_active Expired - Fee Related
-
2010
- 2010-10-22 US US12/910,552 patent/US20110037109A1/en not_active Abandoned
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6274920B1 (en) * | 1998-11-24 | 2001-08-14 | Electronics And Telecommunications Research Institute | Integrated inductor device and method for fabricating the same |
US6551944B1 (en) * | 1999-04-07 | 2003-04-22 | Stmicroelectronics S.R.L. | Process for manufacturing a semiconductor material wafer comprising single-Crystal regions separated by insulating material regions |
US6677209B2 (en) * | 2000-02-14 | 2004-01-13 | Micron Technology, Inc. | Low dielectric constant STI with SOI devices |
US6713365B2 (en) * | 2002-09-04 | 2004-03-30 | Macronix International Co., Ltd. | Methods for filling shallow trench isolations having high aspect ratios |
US20050074948A1 (en) * | 2003-10-07 | 2005-04-07 | Ko Hyung-Ho | Method of manufacturing shallow trench isolation structure using HF vapor etching process |
US20060043456A1 (en) * | 2004-09-02 | 2006-03-02 | Micron Technology, Inc. | Protection of tunnel dielectric using epitaxial silicon |
US7148155B1 (en) * | 2004-10-26 | 2006-12-12 | Novellus Systems, Inc. | Sequential deposition/anneal film densification method |
US20080290448A1 (en) * | 2007-05-22 | 2008-11-27 | Armin Tilke | Semiconductor devices and methods of manufacture thereof |
US7723818B2 (en) * | 2007-05-22 | 2010-05-25 | Infineon Technologies Ag | Semiconductor devices and methods of manufacture thereof |
US20090061647A1 (en) * | 2007-08-27 | 2009-03-05 | Applied Materials, Inc. | Curing methods for silicon dioxide thin films deposited from alkoxysilane precursor with harp ii process |
US20090104755A1 (en) * | 2007-10-22 | 2009-04-23 | Applied Materials, Inc. | High quality silicon oxide films by remote plasma cvd from disilane precursors |
US20090104791A1 (en) * | 2007-10-22 | 2009-04-23 | Applied Materials, Inc. A Delaware Corporation | Methods for Forming a Silicon Oxide Layer Over a Substrate |
US7541297B2 (en) * | 2007-10-22 | 2009-06-02 | Applied Materials, Inc. | Method and system for improving dielectric film quality for void free gap fill |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8173502B2 (en) * | 2004-07-15 | 2012-05-08 | Infineon Technologies Ag | Formation of active area using semiconductor growth process without STI integration |
US20110237035A1 (en) * | 2004-07-15 | 2011-09-29 | Jiang Yan | Formation of Active Area Using Semiconductor Growth Process without STI Integration |
US7842569B2 (en) * | 2006-08-09 | 2010-11-30 | Samsung Electronics Co., Ltd. | Flash memory device and method of fabricating the same |
US20110037109A1 (en) * | 2006-08-09 | 2011-02-17 | Samsung Electronics Co., Ltd. | Semiconductor devices including lower and upper device isolation patterns |
US20080203458A1 (en) * | 2007-02-22 | 2008-08-28 | Hynix Semiconductor Inc. | Semiconductor Memory Device and Method of Fabricating the Same |
US20100230741A1 (en) * | 2009-03-12 | 2010-09-16 | Samsung Electronics Co., Ltd. | Semiconductor devices with an air gap in trench isolation dielectric |
US20110003458A1 (en) * | 2009-07-03 | 2011-01-06 | Samsung Electronics Co., Ltd. | Method of forming device isolation layer and method of fabricating semiconductor device |
US8530959B2 (en) * | 2010-08-20 | 2013-09-10 | Samsung Electronics Co., Ltd. | Three-dimensional semiconductor memory device |
US20120043673A1 (en) * | 2010-08-20 | 2012-02-23 | Sung-Il Chang | Three-dimensional semiconductor memory device |
US8796091B2 (en) | 2010-08-20 | 2014-08-05 | Samsung Electronics Co., Ltd. | Three-dimensional semiconductor memory devices |
KR101735810B1 (en) | 2010-08-20 | 2017-05-16 | 삼성전자주식회사 | Three Dimensional Semiconductor Memory Device |
KR20130102401A (en) * | 2012-03-07 | 2013-09-17 | 삼성전자주식회사 | Semiconductor device and method for manufacturing the same |
KR102008317B1 (en) | 2012-03-07 | 2019-08-07 | 삼성전자주식회사 | Semiconductor device and method for manufacturing the same |
US20130277726A1 (en) * | 2012-04-19 | 2013-10-24 | Sang Hyuk NAM | Semiconductor device and method of manufacturing the same |
US9136274B2 (en) * | 2012-04-19 | 2015-09-15 | SK Hynix Inc. | Semiconductor device and method of manufacturing the same |
CN110491876A (en) * | 2019-08-23 | 2019-11-22 | 福建省晋华集成电路有限公司 | The manufacturing method of semiconductor memory component and the element |
Also Published As
Publication number | Publication date |
---|---|
US7842569B2 (en) | 2010-11-30 |
US20110037109A1 (en) | 2011-02-17 |
KR100748559B1 (en) | 2007-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7842569B2 (en) | Flash memory device and method of fabricating the same | |
KR100816749B1 (en) | Device Isolation Layer, Nonvolatile Memory Device Having The Device Isolation Layer, and Methods Of Forming The Device Isolation Layer and The Semiconductor Device | |
US7033908B2 (en) | Methods of forming integrated circuit devices including insulation layers | |
CN109244075B (en) | Method for manufacturing 3D memory device | |
US20050170593A1 (en) | Method for forming a FinFET by a damascene process | |
US20060017093A1 (en) | Semiconductor devices with overlapping gate electrodes and methods of fabricating the same | |
US20080003775A1 (en) | Manufacturing method for semiconductor device | |
US20080191288A1 (en) | Semiconductor device and method of manufacturing the same | |
US8187952B2 (en) | Method for fabricating semiconductor device | |
US20090311856A1 (en) | Flash memory device having recessed floating gate and method for fabricating the same | |
US11594605B2 (en) | Method of preparing semiconductor device with crystalline overlayer | |
KR20140028944A (en) | Semiconductor device and method for fabricating the same | |
CN109244076B (en) | 3D memory device | |
US7144773B1 (en) | Method for preventing trenching in fabricating split gate flash devices | |
US20070181935A1 (en) | Method of fabricating flash memory device and flash memory device fabricated thereby | |
US20080164522A1 (en) | Semiconductor device and manufacturing method thereof | |
US8823107B2 (en) | Method for protecting the gate of a transistor and corresponding integrated circuit | |
KR100830591B1 (en) | Methods of forming a semiconductor device including openings | |
US10483322B2 (en) | Memory device and method for fabricating the same | |
US8288279B1 (en) | Method for forming conductive contact | |
KR100829612B1 (en) | Method for forming a thin film and method for manufacturing a charge trap type non-volatile memory device | |
US20090170263A1 (en) | Method of manufacturing flash memory device | |
US7531450B2 (en) | Method of fabricating semiconductor device having contact hole with high aspect-ratio | |
US6423612B1 (en) | Method of fabricating a shallow trench isolation structure with reduced topography | |
US20030003772A1 (en) | Method of manufacturing semiconductor device having insulating film |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, HONG-GUN;GOO, JU-SEON;KIM, MUN-JUN;AND OTHERS;REEL/FRAME:018694/0514 Effective date: 20061221 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.) |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20181130 |