US20070252570A1 - Right half-plane zero compensation and cancellation for switching regulators - Google Patents
Right half-plane zero compensation and cancellation for switching regulators Download PDFInfo
- Publication number
- US20070252570A1 US20070252570A1 US11/380,364 US38036406A US2007252570A1 US 20070252570 A1 US20070252570 A1 US 20070252570A1 US 38036406 A US38036406 A US 38036406A US 2007252570 A1 US2007252570 A1 US 2007252570A1
- Authority
- US
- United States
- Prior art keywords
- input terminal
- circuit
- ramp
- switching regulator
- rhpz
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0025—Arrangements for modifying reference values, feedback values or error values in the control loop of a converter
Definitions
- the present invention relates to a switching regulator and in particular to a switching regulator that eliminates the right half-plane zero phenomenon.
- FIG. 1A illustrates a conventional switching regulator 100 including a comparator 111 that drives a switch 119 , e.g. a large NMOS or NPN device, wherein comparator 111 and switch 119 implement the PWM circuit.
- switch 119 When switch 119 is “on” (called a charge time), an inductor 109 is charged, thereby causing the current in inductor 109 to increase.
- switch 119 When switch 119 is “off” (called a discharge time), inductor 109 supplies current/voltage to an output node 115 via a diode 116 .
- adjusting the duty cycle of the PWM circuit i.e. the ratio of the “on” time of switch 119 divided by its period (“on”+“off” time)
- switching regulator 100 can provide a feedback signal VFBK from output node 115 to a negative input terminal of an error amplifier 102 (e.g. a gm stage).
- Error amplifier 102 compares feedback signal VFBK to a known feedback reference 101 (voltage/current), which is provided on its positive input terminal.
- error amplifier 102 drives an error signal VERROR higher using a parasitic element 103 (which represents the output impedance of error amplifier 102 ), a compensation zero resistor 104 , and a compensation capacitor 105 (wherein parasitic element 103 , compensation zero resistor 104 , and compensation capacitor 105 result in a compensation time constant that can provide circuit stability).
- Comparator 111 receives error signal VERROR on its negative input terminal and a ramping signal VRAMP on its positive input terminal.
- a higher error signal VERROR relative to ramping signal VRAMP causes comparator 111 to turn on transistor 119 longer, thereby increasing the duty cycle of the PWM circuit.
- the increased duty cycle in turn causes the charge time of inductor 109 to be increased, thereby ultimately resulting in a higher output voltage/current during discharge time.
- ramp generator 120 includes a comparator 112 , a transistor 114 , and a capacitor 113 .
- Comparator 112 drives a transistor 114 , which is connected between ground and a positive input terminal of comparator 112 .
- Capacitor 113 is connected between ground VSS and the positive input terminal of comparator 112 .
- Current source 110 is connected between a voltage source VDD and the positive input terminal of comparator 112 .
- Inductor 109 is connected between diode 116 and a node between voltage VDD and current source 110 .
- Comparator 112 compares the current/voltage on its positive input terminal to a ramp reference (current/voltage) 107 .
- comparator 112 operates by allowing capacitor 113 to charge via current source 110 until a ramp signal VRAMP reaches a reference voltage VRREF, which is generated by ramp reference 107 . At this point, the output of comparator 112 switches high, thereby turning on transistor 114 and discharging capacitor 113 to start the next cycle. Note that comparator 112 typically has sufficient hysteresis to guarantee that capacitor 113 is fully discharged on each cycle.
- ramp generator 120 operates as an oscillator that generates a ramp waveform 121 (corresponding to ramp signal VRAMP), shown in FIG. 1B .
- Ramp waveform 121 has an associated charge time 122 (i.e.
- the duty cycle of the PWM circuit is 50% (i.e. the on/off times of switch 119 are equal).
- an external load 118 connected to output node 115 can vary.
- a load 118 including 2 “on” LEDs could change to have 4 “on” LEDs.
- the feedback loop should respond by increasing the duty cycle to generate more output to compensate for the additional load.
- the charge time is increased (i.e. switch 119 is turned on longer).
- a necessary side effect of increasing the charge time is a decrease in the corresponding discharge time in the cycle. That is, in waveform 121 , a charge time 124 would be increased relative to a discharge time 125 , but the period remains the same.
- a signal processing system that exhibits this initial negative response (i.e. wanting more output, but actually getting less) resolving to a final positive output (i.e. wanting more output, and actually getting more) has what is known as a right half-plane zero (RHPZ) (this means that in the Laplace Domain, an (s-a) term exists in the numberator).
- RHPZ right half-plane zero
- the RHPZ is a well-known effect in many switching regulators that causes difficulties in stabilizing the feedback loop. Because the RHPZ problem stems from the initial inversion of the error signal as the switching regulator is correcting for a disturbance, i.e. a load increase.
- the solution is to slow switching regulator 100 sufficiently by incorporating a larger compensation capacitor 105 so that the inversion does not cause stability problems. Unfortunately, a larger compensation capacitor results in slower response time, thereby degrading performance of switching regulator 100 .
- a typical signal processing system e.g. a switching regulator
- can exhibit an initial negative response i.e. wanting more output, but actually getting less
- a final positive output i.e. wanting more output, and actually getting more
- This response cycle has what is known as a right half-plane zero (RHPZ).
- RHPZ right half-plane zero
- Conventional techniques to cancel the RHPZ include slowing the response time of the switching regulator, thereby degrading its performance.
- An improved method of canceling a RHPZ of a switching regulator can include detecting a predetermined error signal provided to a pulse width modulation (PWM) circuit, wherein the predetermined error signal is associated with the RHPZ.
- PWM pulse width modulation
- a ramp waveform provided to the PWM circuit can be temporarily lengthened, thereby canceling the RHPZ.
- temporarily lengthening the ramp waveform can be based on adjusting an RZ*CZ time constant.
- the ramp waveform can be lengthened to create a left half-plane zero (LHPZ), which improves stability.
- a switching regulator capable of canceling the RHPZ can include a pulse-width modulation (PWM) circuit, a feedback path, a ramp generator, and a compensation circuit.
- the PWM circuit can include a ramp input terminal and an error input terminal.
- the feedback path can be coupled between an output of the PWM circuit and the error input terminal.
- the ramp generator can be coupled to the ramp input terminal of the PWM circuit.
- the compensation circuit can be coupled between the ramp generator and the error input terminal of the PWM circuit, thereby allowing variations of the error signal provided to the PWM circuit to be coupled directly to a reference signal provided to the ramp generator.
- the compensation circuit can dynamically modify this reference signal to cancel an initial effect of a right half plane zero (RHPZ).
- the compensation circuit can include a resistor and a capacitor connected in series between the reference signal and the error input terminal of the PWM circuit.
- the compensation circuit further includes a buffer having an input terminal connected to the resistor and capacitor and an output providing the modified reference signal to the ramp generator.
- the compensation circuit includes a low pass filter.
- the compensation circuit can include a variable resistor and a capacitor connected in series between the reference signal and the error input terminal of the PWM circuit.
- FIG. 1A illustrates a conventional switching regulator.
- FIG. 1B illustrates a ramp waveform generated by the ramp generator of the conventional switching regulator.
- FIG. 2 illustrates an exemplary switching regulator that can advantageously convert a right half plane zero (RHPZ) to a left half-plane zero (LHPZ), thereby significantly improving loop stability.
- RHPZ right half plane zero
- LHPZ left half-plane zero
- FIG. 3 illustrates another embodiment of a switching regulator that includes a capacitor, a buffer, and a resistor as compensation elements.
- FIG. 4 illustrates yet another embodiment of a switching regulator that includes a low pass filter connected between the error signal VERROR and the reference signal VRREF.
- FIG. 5 illustrates yet another embodiment of a switching regulator that includes a variable resistor and a capacitor.
- FIG. 2 illustrates an exemplary switching regulator 200 that can advantageously convert a right half-plane zero (RHPZ) to a left half-plane zero (LHPZ), thereby significantly improving loop stability.
- Switching regulator 200 includes components that are similar to those in switching regulator 100 . Similar components have identical reference numerals and similar functionality.
- switching regulator 200 includes a set of additional compensation components compared to switching regulator 100 .
- These compensation components e.g. resistor (RZ) 201 and capacitor (CZ) 202 shown in FIG. 2 , can be configured to dynamically modify the reference signal VRREF supplied to ramp generator 120 .
- resistor 201 and capacitor 202 are connected in series between ramp reference 107 and the line providing error signal VERROR.
- the line providing reference signal VRREF is connected to a node between resistor 201 dad capacitor 202 .
- capacitor 202 is sufficiently large such that the time constant (product) of capacitor 202 and resistor 201 is greater than or equal to the effective time constant of the RHPZ, then variations of the error signal VERROR can be coupled directly to the reference signal VRREF. That is, when error signal VERROR swings more positive, the reference signal VRREF will also swing more positive. As a result, although the charge time increases relative to its last cycle, the discharge time can temporarily stay the same (as opposed to decreasing in switching regulator 100 ). In other words, ramp generator 120 with the help of the compensating components, i.e. capacitor 202 and resistor 201 , can effectively modulate the frequency, i.e. increase the period of the ramp waveform.
- the compensating components i.e. capacitor 202 and resistor 201
- the initial effect of the RHPZ can be advantageously cancelled.
- the adjustment (i.e. increase) of the RZ*CZ time constant causes the RHPZ to move to progressively higher frequencies (that advantageously have less effect on stability) until, when the RZ*CZ time constant is equal to the RHPZ time constant, the RHPZ goes to infinite frequency and is effectively cancelled.
- the resulting system now has a left half plane pole (LHPP) at the same frequency and time constant as the original RHPZ. This LHPP is considerably more stable than a RHPZ system.
- duty cycle adjustment by coupling the error signal and the reference signal can also be used in fly-back regulators.
- FIG. 3 illustrates another embodiment of a switching regulator 300 that includes a capacitor 301 , a buffer 302 , and a resistor 303 as compensation elements.
- capacitor 301 is connected between the line providing VERROR and a node between resistor 303 and buffer 302 .
- Buffer 302 outputs the reference signal VRREF.
- FIG. 4 illustrates yet another embodiment of a switching regulator 400 that includes a low pass filter connected between the error signal VERROR and the reference signal VRREF.
- the low pass filter includes an amplifier 401 , a resistor 402 , and a capacitor 403 . Both resistor 402 and capacitor 403 are connected between the positive input terminal and the output terminal of amplifier 401 .
- the positive input terminal is further connected to the line providing the error signal VERROR whereas the output terminal is further connected to the line providing the reference signal VRREF.
- the negative input terminal is connected to voltage VSS via a small resistor.
- FIG. 5 illustrates yet another embodiment of a switching regulator 500 that includes a variable resistor 501 and a capacitor 502 .
- variable resistor 501 can advantageously fine-tune the time constant (RZ*CZ).
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a switching regulator and in particular to a switching regulator that eliminates the right half-plane zero phenomenon.
- 2. Related Art
- Switching regulators typically include a pulse-width modulation (PWM) circuit running at a fixed frequency.
FIG. 1A illustrates aconventional switching regulator 100 including acomparator 111 that drives aswitch 119, e.g. a large NMOS or NPN device, whereincomparator 111 andswitch 119 implement the PWM circuit. Whenswitch 119 is “on” (called a charge time), aninductor 109 is charged, thereby causing the current ininductor 109 to increase. In contrast, whenswitch 119 is “off” (called a discharge time),inductor 109 supplies current/voltage to anoutput node 115 via adiode 116. - Notably, adjusting the duty cycle of the PWM circuit, i.e. the ratio of the “on” time of
switch 119 divided by its period (“on”+“off” time), can control the voltage/current supplied tooutput node 115. To adjust the duty cycle,switching regulator 100 can provide a feedback signal VFBK fromoutput node 115 to a negative input terminal of an error amplifier 102 (e.g. a gm stage).Error amplifier 102 compares feedback signal VFBK to a known feedback reference 101 (voltage/current), which is provided on its positive input terminal. If feedback signal VFBK is less thanfeedback reference 101, thereby indicating that more output voltage/current is required, thenerror amplifier 102 drives an error signal VERROR higher using a parasitic element 103 (which represents the output impedance of error amplifier 102), a compensation zeroresistor 104, and a compensation capacitor 105 (whereinparasitic element 103, compensation zeroresistor 104, andcompensation capacitor 105 result in a compensation time constant that can provide circuit stability). -
Comparator 111 receives error signal VERROR on its negative input terminal and a ramping signal VRAMP on its positive input terminal. A higher error signal VERROR relative to ramping signal VRAMP causescomparator 111 to turn ontransistor 119 longer, thereby increasing the duty cycle of the PWM circuit. The increased duty cycle, in turn causes the charge time ofinductor 109 to be increased, thereby ultimately resulting in a higher output voltage/current during discharge time. - In this embodiment,
ramp generator 120 includes acomparator 112, atransistor 114, and acapacitor 113.Comparator 112 drives atransistor 114, which is connected between ground and a positive input terminal ofcomparator 112.Capacitor 113 is connected between ground VSS and the positive input terminal ofcomparator 112.Current source 110 is connected between a voltage source VDD and the positive input terminal ofcomparator 112.Inductor 109 is connected betweendiode 116 and a node between voltage VDD andcurrent source 110.Comparator 112 compares the current/voltage on its positive input terminal to a ramp reference (current/voltage) 107. - In this configuration,
comparator 112 operates by allowingcapacitor 113 to charge viacurrent source 110 until a ramp signal VRAMP reaches a reference voltage VRREF, which is generated byramp reference 107. At this point, the output ofcomparator 112 switches high, thereby turning ontransistor 114 and dischargingcapacitor 113 to start the next cycle. Note thatcomparator 112 typically has sufficient hysteresis to guarantee thatcapacitor 113 is fully discharged on each cycle. Thus,ramp generator 120 operates as an oscillator that generates a ramp waveform 121 (corresponding to ramp signal VRAMP), shown inFIG. 1B .Ramp waveform 121 has an associated charge time 122 (i.e. associated with turning onswitch 119 and charging inductor 109) and an associated discharge portion 123 (i.e. associated with turning offswitch 119 and discharging inductor 109). In a first cycle oframp waveform 121, the duty cycle of the PWM circuit is 50% (i.e. the on/off times ofswitch 119 are equal). - In actual operation, an
external load 118 connected tooutput node 115 can vary. For example, aload 118 including 2 “on” LEDs could change to have 4 “on” LEDs. In this case, the feedback loop should respond by increasing the duty cycle to generate more output to compensate for the additional load. To increase the duty cycle, the charge time is increased (i.e. switch 119 is turned on longer). However, a necessary side effect of increasing the charge time is a decrease in the corresponding discharge time in the cycle. That is, inwaveform 121, acharge time 124 would be increased relative to adischarge time 125, but the period remains the same. Because current is supplied tooutput node 115 only during the discharge time, there is an instantaneous drop in output current/voltage whenever the feedback loop asks for more output. Within one or more cycles, the increase in the charge time (e.g. charge time 124) ramps up the current ininductor 109 enough to overcome that instantaneous drop, thereby allowing the output voltage/current to rise. - A signal processing system that exhibits this initial negative response (i.e. wanting more output, but actually getting less) resolving to a final positive output (i.e. wanting more output, and actually getting more) has what is known as a right half-plane zero (RHPZ) (this means that in the Laplace Domain, an (s-a) term exists in the numberator). The RHPZ is a well-known effect in many switching regulators that causes difficulties in stabilizing the feedback loop. Because the RHPZ problem stems from the initial inversion of the error signal as the switching regulator is correcting for a disturbance, i.e. a load increase. Typically, the solution is to slow switching
regulator 100 sufficiently by incorporating alarger compensation capacitor 105 so that the inversion does not cause stability problems. Unfortunately, a larger compensation capacitor results in slower response time, thereby degrading performance of switchingregulator 100. - A typical signal processing system, e.g. a switching regulator, can exhibit an initial negative response (i.e. wanting more output, but actually getting less) resolving to a final positive output (i.e. wanting more output, and actually getting more). This response cycle has what is known as a right half-plane zero (RHPZ). Unfortunately, a RHPZ can destabilize signal processing. Conventional techniques to cancel the RHPZ include slowing the response time of the switching regulator, thereby degrading its performance.
- An improved method of canceling a RHPZ of a switching regulator can include detecting a predetermined error signal provided to a pulse width modulation (PWM) circuit, wherein the predetermined error signal is associated with the RHPZ. Once a RHPZ is detected, a ramp waveform provided to the PWM circuit can be temporarily lengthened, thereby canceling the RHPZ. Notably, temporarily lengthening the ramp waveform can be based on adjusting an RZ*CZ time constant. In one embodiment, the ramp waveform can be lengthened to create a left half-plane zero (LHPZ), which improves stability.
- A switching regulator capable of canceling the RHPZ can include a pulse-width modulation (PWM) circuit, a feedback path, a ramp generator, and a compensation circuit. The PWM circuit can include a ramp input terminal and an error input terminal. The feedback path can be coupled between an output of the PWM circuit and the error input terminal. The ramp generator can be coupled to the ramp input terminal of the PWM circuit. The compensation circuit can be coupled between the ramp generator and the error input terminal of the PWM circuit, thereby allowing variations of the error signal provided to the PWM circuit to be coupled directly to a reference signal provided to the ramp generator.
- Notably, the compensation circuit can dynamically modify this reference signal to cancel an initial effect of a right half plane zero (RHPZ). In one embodiment, the compensation circuit can include a resistor and a capacitor connected in series between the reference signal and the error input terminal of the PWM circuit. In another embodiment, the compensation circuit further includes a buffer having an input terminal connected to the resistor and capacitor and an output providing the modified reference signal to the ramp generator. In yet another embodiment, the compensation circuit includes a low pass filter. In yet another embodiment, the compensation circuit can include a variable resistor and a capacitor connected in series between the reference signal and the error input terminal of the PWM circuit.
-
FIG. 1A illustrates a conventional switching regulator. -
FIG. 1B illustrates a ramp waveform generated by the ramp generator of the conventional switching regulator. -
FIG. 2 illustrates an exemplary switching regulator that can advantageously convert a right half plane zero (RHPZ) to a left half-plane zero (LHPZ), thereby significantly improving loop stability. -
FIG. 3 illustrates another embodiment of a switching regulator that includes a capacitor, a buffer, and a resistor as compensation elements. -
FIG. 4 illustrates yet another embodiment of a switching regulator that includes a low pass filter connected between the error signal VERROR and the reference signal VRREF. -
FIG. 5 illustrates yet another embodiment of a switching regulator that includes a variable resistor and a capacitor. -
FIG. 2 illustrates anexemplary switching regulator 200 that can advantageously convert a right half-plane zero (RHPZ) to a left half-plane zero (LHPZ), thereby significantly improving loop stability.Switching regulator 200 includes components that are similar to those in switchingregulator 100. Similar components have identical reference numerals and similar functionality. - Notably, switching
regulator 200 includes a set of additional compensation components compared to switchingregulator 100. These compensation components, e.g. resistor (RZ) 201 and capacitor (CZ) 202 shown inFIG. 2 , can be configured to dynamically modify the reference signal VRREF supplied to rampgenerator 120. Specifically,resistor 201 andcapacitor 202 are connected in series betweenramp reference 107 and the line providing error signal VERROR. The line providing reference signal VRREF is connected to a node betweenresistor 201dad capacitor 202. - If
capacitor 202 is sufficiently large such that the time constant (product) ofcapacitor 202 andresistor 201 is greater than or equal to the effective time constant of the RHPZ, then variations of the error signal VERROR can be coupled directly to the reference signal VRREF. That is, when error signal VERROR swings more positive, the reference signal VRREF will also swing more positive. As a result, although the charge time increases relative to its last cycle, the discharge time can temporarily stay the same (as opposed to decreasing in switching regulator 100). In other words,ramp generator 120 with the help of the compensating components, i.e. capacitor 202 andresistor 201, can effectively modulate the frequency, i.e. increase the period of the ramp waveform. - In accordance with one aspect of the invention, because the ramp signal VRAMP can be lengthened for short positive excursions of the error signal VERROR, the initial effect of the RHPZ can be advantageously cancelled. Specifically, the adjustment (i.e. increase) of the RZ*CZ time constant causes the RHPZ to move to progressively higher frequencies (that advantageously have less effect on stability) until, when the RZ*CZ time constant is equal to the RHPZ time constant, the RHPZ goes to infinite frequency and is effectively cancelled. The resulting system now has a left half plane pole (LHPP) at the same frequency and time constant as the original RHPZ. This LHPP is considerably more stable than a RHPZ system.
- Further, if the RZ*CZ time constant is lengthened beyond this predetermined value, then the zero moves to the left half-plane, thereby effectively becoming a left half-plane zero (LHPZ). At large values of RZ*CZ, this LHPZ comes close to and effectively cancels the LHPP, which can advantageously improve the stability of switching
regulator 200. - Although illustrative embodiments of the invention have been described in detail herein with reference to the accompanying figures, it is to be understood that the invention is not limited to those precise embodiments. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed. As such, many modifications and variations will be apparent.
- For example, although a boost switching regulator is discussed above, duty cycle adjustment by coupling the error signal and the reference signal can also be used in fly-back regulators.
- Notably, other configurations of
capacitor 202 andresistor 201 as well as other compensation elements (e.g. buffers and variable elements) can be used to modify the compensation for differing load conditions. For example,FIG. 3 illustrates another embodiment of aswitching regulator 300 that includes acapacitor 301, abuffer 302, and aresistor 303 as compensation elements. In this embodiment,capacitor 301 is connected between the line providing VERROR and a node betweenresistor 303 andbuffer 302. Buffer 302 outputs the reference signal VRREF. -
FIG. 4 illustrates yet another embodiment of aswitching regulator 400 that includes a low pass filter connected between the error signal VERROR and the reference signal VRREF. Specifically, the low pass filter includes anamplifier 401, aresistor 402, and acapacitor 403. Bothresistor 402 andcapacitor 403 are connected between the positive input terminal and the output terminal ofamplifier 401. The positive input terminal is further connected to the line providing the error signal VERROR whereas the output terminal is further connected to the line providing the reference signal VRREF. The negative input terminal is connected to voltage VSS via a small resistor. -
FIG. 5 illustrates yet another embodiment of aswitching regulator 500 that includes avariable resistor 501 and acapacitor 502. In this embodiment,variable resistor 501 can advantageously fine-tune the time constant (RZ*CZ). - Accordingly, it is intended that the scope of the invention be defined by the following Claims and their equivalents.
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/380,364 US7298125B1 (en) | 2006-04-26 | 2006-04-26 | Right half-plane zero compensation and cancellation for switching regulators |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/380,364 US7298125B1 (en) | 2006-04-26 | 2006-04-26 | Right half-plane zero compensation and cancellation for switching regulators |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070252570A1 true US20070252570A1 (en) | 2007-11-01 |
US7298125B1 US7298125B1 (en) | 2007-11-20 |
Family
ID=38647719
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/380,364 Active US7298125B1 (en) | 2006-04-26 | 2006-04-26 | Right half-plane zero compensation and cancellation for switching regulators |
Country Status (1)
Country | Link |
---|---|
US (1) | US7298125B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013010739A3 (en) * | 2011-07-19 | 2013-03-28 | Ams Ag | Supply circuit and method for supplying an electrical load |
US20170179821A1 (en) * | 2015-12-22 | 2017-06-22 | National Taiwan Normal University | Quasi universal feed forward dc to dc converter and method |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007056314A2 (en) * | 2005-11-07 | 2007-05-18 | Lawson Labs, Inc. | Power conversion regulator with predictive energy balancing |
TWI339323B (en) * | 2007-10-01 | 2011-03-21 | Inventec Corp | Feedback and comparison apparatus and dc-dc voltage converter |
US7977928B2 (en) * | 2009-03-17 | 2011-07-12 | Microsemi Corporation | Method and apparatus for modifying right half-plane zero in a cascaded DC-DC buck-boost converter |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4774478A (en) * | 1986-09-19 | 1988-09-27 | Tektronix, Inc. | Feedback amplifier compensation circuitry |
US5204639A (en) * | 1992-04-27 | 1993-04-20 | Motorola, Inc. | Miller loop compensation network with capacitive drive |
US6252383B1 (en) * | 2000-07-11 | 2001-06-26 | Technical Witts, Inc. | Buck and boost power converters with non-pulsating input and output terminal currents |
US6522115B1 (en) * | 1998-08-17 | 2003-02-18 | Micronas Gmbh | Pulse-width-modulated DC-DC converter with a ramp generator |
US6914476B2 (en) * | 2001-02-02 | 2005-07-05 | Broadcom Corporation | High bandwidth, high PSRR, low dropout voltage regulator |
US20060176098A1 (en) * | 2005-02-10 | 2006-08-10 | Lu Chen | Adaptive frequency compensation for DC-to-DC converter |
US20070030074A1 (en) * | 2005-08-05 | 2007-02-08 | Micrel, Incorporated | Zero cancellation in multiloop regulator control scheme |
-
2006
- 2006-04-26 US US11/380,364 patent/US7298125B1/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4774478A (en) * | 1986-09-19 | 1988-09-27 | Tektronix, Inc. | Feedback amplifier compensation circuitry |
US5204639A (en) * | 1992-04-27 | 1993-04-20 | Motorola, Inc. | Miller loop compensation network with capacitive drive |
US6522115B1 (en) * | 1998-08-17 | 2003-02-18 | Micronas Gmbh | Pulse-width-modulated DC-DC converter with a ramp generator |
US6252383B1 (en) * | 2000-07-11 | 2001-06-26 | Technical Witts, Inc. | Buck and boost power converters with non-pulsating input and output terminal currents |
US6914476B2 (en) * | 2001-02-02 | 2005-07-05 | Broadcom Corporation | High bandwidth, high PSRR, low dropout voltage regulator |
US20060176098A1 (en) * | 2005-02-10 | 2006-08-10 | Lu Chen | Adaptive frequency compensation for DC-to-DC converter |
US20070030074A1 (en) * | 2005-08-05 | 2007-02-08 | Micrel, Incorporated | Zero cancellation in multiloop regulator control scheme |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013010739A3 (en) * | 2011-07-19 | 2013-03-28 | Ams Ag | Supply circuit and method for supplying an electrical load |
US20170179821A1 (en) * | 2015-12-22 | 2017-06-22 | National Taiwan Normal University | Quasi universal feed forward dc to dc converter and method |
US9899915B2 (en) * | 2015-12-22 | 2018-02-20 | National Taiwan Normal University | Quasi universal feed forward DC to DC converter and method |
Also Published As
Publication number | Publication date |
---|---|
US7298125B1 (en) | 2007-11-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20200389131A1 (en) | Amplification systems and methods with distortion reductions | |
US9641081B2 (en) | Boost converter | |
US9774240B2 (en) | Edge rate control gate driver for switching power converters | |
US8436594B2 (en) | Control circuit and method for a digital synchronous switching converter | |
US7230481B2 (en) | System and method for reducing audible artifacts in an audio system | |
US9252659B2 (en) | DC-DC converter with adaptive phase compensation controller | |
US8289075B2 (en) | Class-D amplifier | |
EP3262744A1 (en) | Multi-level switching regulator circuits and methods with finite state machine control | |
JP2006136190A (en) | Regulator, method and circuit for controlling it, and method of adjusting voltage impressed to load terminal | |
TW201321922A (en) | Voltage regulator | |
US10877503B2 (en) | Attenuating common mode noise current in current mirror circuits | |
US7298125B1 (en) | Right half-plane zero compensation and cancellation for switching regulators | |
US20180321702A1 (en) | Self-adaptive startup compensation device | |
US10326362B2 (en) | Switching regulator | |
US20070132439A1 (en) | Switching regulator | |
US20190324485A1 (en) | Circuit for voltage regulation and voltage regulating method | |
US11152845B2 (en) | Feed-forward function for voltage mode control | |
US10747247B2 (en) | Power supply circuit | |
US20170110962A1 (en) | Switching driver capable of reducing emi effect and power ripple | |
US20110127985A1 (en) | Voltage converting apparatus | |
JP2008011585A (en) | Switching regulator | |
US20080075473A1 (en) | Receiver circuit | |
JP4486545B2 (en) | Constant voltage power supply circuit and control method of constant voltage power supply circuit | |
US7113031B2 (en) | Audio amplifier circuit with suppression of unwanted noise when powered on from standby | |
US10924019B2 (en) | Asynchronous clock pulse generation in DC-to-DC converters |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICREL, INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RITTER, DAVID W.;REEL/FRAME:017533/0816 Effective date: 20060424 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, DELAWARE Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053311/0305 Effective date: 20200327 |
|
AS | Assignment |
Owner name: MICROCHIP TECHNOLOGY INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROSEMI CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053468/0705 Effective date: 20200529 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:055671/0612 Effective date: 20201217 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:057935/0474 Effective date: 20210528 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: INTELLECTUAL PROPERTY BUY-IN AGREEMENT/ASSIGNMENT;ASSIGNOR:MICREL LLC;REEL/FRAME:063241/0771 Effective date: 20151101 |