US20070229151A1 - Simple VDS Matching Circuit - Google Patents
Simple VDS Matching Circuit Download PDFInfo
- Publication number
- US20070229151A1 US20070229151A1 US11/694,081 US69408107A US2007229151A1 US 20070229151 A1 US20070229151 A1 US 20070229151A1 US 69408107 A US69408107 A US 69408107A US 2007229151 A1 US2007229151 A1 US 2007229151A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- source follower
- coupled
- circuit
- level shifter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
Definitions
- the present invention relates to electronic circuitry and, in particular, to a voltage matching circuit.
- a basic prior art Vds matching circuit shown in FIG. 1 , uses device 18 (including amplifier A 1 ) for matching.
- the Vds mismatch between main FET 20 and sense FET 22 is designated by ⁇ Vds (voltage difference between nodes D 1 and D 2 ).
- the prior art device of FIG. 1 is accurate and has low input voltage headroom, but is a complicated solution compared to the present invention.
- the prior art device of FIG. 2 provides a simple solution (current mirror 30 ), but has a higher input voltage headroom requirement than the present invention.
- the prior art device of FIG. 3 provides an accurate, low input voltage headroom solution using device 40 , but is not as simple as the present invention.
- the prior art device of FIG. 4 provides a simple, low input voltage headroom solution using device 50 , but is less accurate than the present invention.
- a voltage matching circuit includes: a first branch including a first transistor; a second branch including a second transistor; and a cascaded level shifter coupled between the first and second branches to match a voltage on the first transistor with a voltage on the second transistor.
- FIGS. 1-4 are circuit diagrams of prior art Vds matching circuits
- FIG. 5 is a circuit diagram of a preferred embodiment Vds matching circuit using a cascaded level shifter
- FIG. 6 is a circuit diagram of a prior art Vds matching circuit for a common gate PMOS differential pair in a high voltage sense amp application
- FIG. 7 is a circuit diagram of the preferred embodiment Vds matching circuit used for a common gate PMOS differential pair in a high voltage sense amp application.
- a Vds matching circuit is used to match Vds of PMOS or NMOS pairs, used in current mirrors or common gate differential pairs. It is especially usefully in high voltage and current applications due to improved area efficiency.
- a preferred embodiment Vds matching circuit uses a cascaded NMOS and PMOS level shifter 60 to cancel Vds mismatch at nodes D 1 and D 2 .
- PMOS 64 is used as a PMOS source follower that steps up the Vds voltage at node D 1 .
- NMOS 62 is used as an NMOS source follower that steps down its input voltage to match the stepped up voltage of PMOS follower 64 .
- the current source 66 is used to bias the level shifter.
- Most prior art solutions use same channel FETS.
- the preferred embodiment device of FIG. 5 provides a simple and versatile solution with reduced headroom requirement and reasonable accuracy. For large current mirror ratios, the preferred embodiment also provides better area efficiency.
- FIG. 6 shows a prior art current mirror topology 70 used to match Vds of a common gate PMOS differential pair in a high voltage sense amp application.
- FIG. 7 shows the preferred embodiment topology 80 used to match Vds of a common gate PMOS differential pair in a high voltage sense amp application.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Nonlinear Science (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Amplifiers (AREA)
Abstract
The voltage matching circuit includes: a first branch including a first transistor; a second branch including a second transistor; and a cascaded level shifter coupled between the first and second branches to match a voltage on the first transistor with a voltage on the second transistor.
Description
- This application claims priority under 35 U.S.C. 119(e)(1) to U.S. Provisional Application No. 60/787,354 (TI-61492PS) filed Mar. 30, 2006.
- The present invention relates to electronic circuitry and, in particular, to a voltage matching circuit.
- A basic prior art Vds matching circuit, shown in
FIG. 1 , uses device 18 (including amplifier A1) for matching. For clarity purposes, the Vds mismatch betweenmain FET 20 andsense FET 22 is designated by ΔVds (voltage difference between nodes D1 and D2). The prior art device ofFIG. 1 is accurate and has low input voltage headroom, but is a complicated solution compared to the present invention. - The prior art device of
FIG. 2 provides a simple solution (current mirror 30), but has a higher input voltage headroom requirement than the present invention. - The prior art device of
FIG. 3 provides an accurate, low input voltage headroomsolution using device 40, but is not as simple as the present invention. - The prior art device of
FIG. 4 provides a simple, low input voltage headroomsolution using device 50, but is less accurate than the present invention. - A voltage matching circuit includes: a first branch including a first transistor; a second branch including a second transistor; and a cascaded level shifter coupled between the first and second branches to match a voltage on the first transistor with a voltage on the second transistor.
- In the drawings:
-
FIGS. 1-4 are circuit diagrams of prior art Vds matching circuits; -
FIG. 5 is a circuit diagram of a preferred embodiment Vds matching circuit using a cascaded level shifter; -
FIG. 6 is a circuit diagram of a prior art Vds matching circuit for a common gate PMOS differential pair in a high voltage sense amp application; -
FIG. 7 is a circuit diagram of the preferred embodiment Vds matching circuit used for a common gate PMOS differential pair in a high voltage sense amp application. - A Vds matching circuit, according to the present invention, is used to match Vds of PMOS or NMOS pairs, used in current mirrors or common gate differential pairs. It is especially usefully in high voltage and current applications due to improved area efficiency.
- A preferred embodiment Vds matching circuit, shown in
FIG. 5 , uses a cascaded NMOS andPMOS level shifter 60 to cancel Vds mismatch at nodes D1 and D2.PMOS 64 is used as a PMOS source follower that steps up the Vds voltage at node D1.NMOS 62 is used as an NMOS source follower that steps down its input voltage to match the stepped up voltage ofPMOS follower 64. Thecurrent source 66 is used to bias the level shifter. Most prior art solutions use same channel FETS. The preferred embodiment device ofFIG. 5 provides a simple and versatile solution with reduced headroom requirement and reasonable accuracy. For large current mirror ratios, the preferred embodiment also provides better area efficiency. -
FIG. 6 shows a prior artcurrent mirror topology 70 used to match Vds of a common gate PMOS differential pair in a high voltage sense amp application.FIG. 7 shows thepreferred embodiment topology 80 used to match Vds of a common gate PMOS differential pair in a high voltage sense amp application. - While this invention has been described with reference to an illustrative embodiment, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiment, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.
Claims (11)
1. A voltage matching circuit comprising:
a first branch including a first transistor;
a second branch including a second transistor;
a cascaded level shifter coupled between the first and second branches to match a voltage on the first transistor with a voltage on the second transistor.
2. The circuit of claim 1 wherein the cascaded level shifter is a cascaded NMOS and PMOS level shifter.
3. The circuit of claim 1 wherein the cascaded level shifter comprises two source followers.
4. The circuit of claim 1 wherein the cascaded level shifter comprises a PMOS source follower and an NMOS source follower.
5. The circuit of claim 3 further comprising a biasing current source coupled to the source followers.
6. The circuit of claim 1 wherein the cascaded level shifter comprises:
a first source follower having an input coupled to the first branch; and
a second source follower having an input coupled to an output of the first source follower, and coupled to the second branch.
7. The circuit of claim 6 wherein the second source follower has an opposite polarity of the first source follower.
8. A voltage matching circuit comprising:
a first transistor;
a second transistor having a gate coupled to a gate of the first transistor;
a cascaded level shifter coupled between the first and second transistors for matching a voltage on the first transistor with a voltage on the second transistor.
9. The circuit of claim 8 wherein the level shifter comprises:
a first source follower having an input coupled to the first transistor; and
a second source follower having an input coupled to the first source follower, and coupled to the second transistor.
10. The circuit of claim 1 wherein the level shifter comprises:
a first source follower transistor having a control node coupled to the first transistor;
a second source follower transistor having a control node coupled to an output of the first source follower transistor, and an output coupled to the second transistor.
11. The circuit of claim 10 further comprising a biasing current source coupled to the first source follower transistor.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/694,081 US20070229151A1 (en) | 2006-03-30 | 2007-03-30 | Simple VDS Matching Circuit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US78735406P | 2006-03-30 | 2006-03-30 | |
US11/694,081 US20070229151A1 (en) | 2006-03-30 | 2007-03-30 | Simple VDS Matching Circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070229151A1 true US20070229151A1 (en) | 2007-10-04 |
Family
ID=38557943
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/694,081 Abandoned US20070229151A1 (en) | 2006-03-30 | 2007-03-30 | Simple VDS Matching Circuit |
Country Status (1)
Country | Link |
---|---|
US (1) | US20070229151A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10041982B2 (en) | 2012-08-15 | 2018-08-07 | Texas Instruments Incorporated | Switch mode power converter current sensing apparatus and method |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6630818B1 (en) * | 2002-03-26 | 2003-10-07 | Intel Corporation | Current mirror circuits |
US7009452B2 (en) * | 2003-10-16 | 2006-03-07 | Solarflare Communications, Inc. | Method and apparatus for increasing the linearity and bandwidth of an amplifier |
-
2007
- 2007-03-30 US US11/694,081 patent/US20070229151A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6630818B1 (en) * | 2002-03-26 | 2003-10-07 | Intel Corporation | Current mirror circuits |
US7009452B2 (en) * | 2003-10-16 | 2006-03-07 | Solarflare Communications, Inc. | Method and apparatus for increasing the linearity and bandwidth of an amplifier |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10041982B2 (en) | 2012-08-15 | 2018-08-07 | Texas Instruments Incorporated | Switch mode power converter current sensing apparatus and method |
US11467189B2 (en) | 2012-08-15 | 2022-10-11 | Texas Instruments Incorporated | Switch mode power converter current sensing apparatus and method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6407623B1 (en) | Bias circuit for maintaining a constant value of transconductance divided by load capacitance | |
US8040187B2 (en) | Semiconductor integrated circuit device | |
US7514968B1 (en) | H-tree driver circuitry | |
US7453318B2 (en) | Operational amplifier for outputting high voltage output signal | |
EP2879292B1 (en) | Amplifier arrangement | |
KR950004709A (en) | MOS Differential Voltage-to-Current Conversion Circuit | |
US7358812B2 (en) | Class AB operational buffer | |
US7336133B2 (en) | Buffered cascode current mirror | |
JP2007159117A (en) | Low voltage low power class a/b output stage | |
US9214942B2 (en) | Low output impedance, low power buffer | |
JP2008288900A (en) | Differential amplifier | |
US7956686B2 (en) | Differential amplifier with symmetric circuit topology | |
EP1376860A1 (en) | Asymmetrical differential amplifier | |
US11966247B1 (en) | Wide-swing intrinsic MOSFET cascode current mirror | |
US20070229151A1 (en) | Simple VDS Matching Circuit | |
TWI271929B (en) | I/O buffer with wide range voltage translator | |
US6496066B2 (en) | Fully differential operational amplifier of the folded cascode type | |
de Carvalho Ferreira et al. | An ultra low-voltage ultra low power rail-to-rail CMOS OTA Miller | |
US6815997B2 (en) | Field effect transistor square multiplier | |
US6876182B1 (en) | MOSFET current mirror circuit with cascode output | |
US8547175B2 (en) | Output circuit | |
US11228283B2 (en) | Negative impedance circuit for reducing amplifier noise | |
US20110279106A1 (en) | Threshold voltage generating circuit | |
TWI758155B (en) | Circuit for reducing amplifier noise and negative impedance | |
Suman et al. | Recent Trends on MOSFET based Cascode Current Mirrors: An Analytical Survey |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TEGGATZ, REX M;CHELLAMUTHU, SHANMUGANAND;DAKE, LUTHULI E;REEL/FRAME:019394/0148 Effective date: 20070531 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |