US20070214200A1 - Gain calibration in EMCCD cameras - Google Patents
Gain calibration in EMCCD cameras Download PDFInfo
- Publication number
- US20070214200A1 US20070214200A1 US11/705,821 US70582107A US2007214200A1 US 20070214200 A1 US20070214200 A1 US 20070214200A1 US 70582107 A US70582107 A US 70582107A US 2007214200 A1 US2007214200 A1 US 2007214200A1
- Authority
- US
- United States
- Prior art keywords
- charge
- register
- gain
- elements
- multiplication
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims description 27
- 238000005286 illumination Methods 0.000 claims description 13
- 238000012935 Averaging Methods 0.000 abstract description 2
- 238000001444 catalytic combustion detection Methods 0.000 description 22
- 238000012546 transfer Methods 0.000 description 10
- 238000013459 approach Methods 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000001514 detection method Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000003384 imaging method Methods 0.000 description 3
- 238000005259 measurement Methods 0.000 description 3
- 230000005855 radiation Effects 0.000 description 3
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000000752 ionisation method Methods 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/148—Charge coupled imagers
- H01L27/14831—Area CCD imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/148—Charge coupled imagers
- H01L27/14831—Area CCD imagers
- H01L27/1485—Frame transfer
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
- H04N23/50—Constructional details
- H04N23/555—Constructional details for picking-up images in sites, inaccessible due to their dimensions or hazardous conditions, e.g. endoscopes or borescopes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
- H04N25/713—Transfer or readout registers; Split readout registers or multiple readout registers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
- H04N25/72—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors using frame transfer [FT]
Definitions
- the present invention relates to a CCD device, and in particular to a CCD which provides gain within the charge domain.
- signal charge representative of incident radiation is accumulated in an array of pixels in an image area. Following an integration period, signal charge is transferred to a store section and then to an output register by applying appropriate clocking or drive pulses to control electrodes. The signal charge is then read out from the output register and applied to a charge detection circuit to produce a voltage that is representative of the amount of signal charge.
- the sensitivity of such a device is limited by the noise of the charge to voltage conversion process and that introduced by the subsequent video chain electronics.
- a CCD imager 1 comprises an image area 2 , a store section 3 and an output or read-out register 4 , each of these components being found in a conventional CCD imager.
- the output register 4 is extended serially to give a multiplication register 5 , the output of which is connected to a charge detection circuit 6 .
- incident radiation is converted at the image area 2 into signal charge which is representative of the intensity of the radiation impinging on the array of pixels making up the image array.
- drive pulses are applied to control electrodes 7 to transfer the charge accumulated at the pixels of the image area 2 to the store section 3 .
- drive signals are also applied to control electrodes 8 at the store section 3 to cause charge to be transferred from row to row as indicated by the arrow, the last row of charge held in elements in row 3 being transferred in parallel to the output register 4 .
- the multiplication register is of similar architecture to the output register in so far as doping is concerned with the addition of an electrode for multiplication.
- the output of the charge detection circuit 6 is also applied to an automatic gain control circuit 11 that adjusts the voltages applied to the multiplication register 5 to control the gain. In other embodiments, this feedback arrangement is omitted. Gain may then be controlled manually if desired.
- the gain control circuit can vary the gain provided by varying the voltages applied to the multiplication register, we have appreciated the need to determine the actual level of gain provided by such a CCD charge multiplication arrangement.
- One way to measure the gain is to arrange a structure in the multiplication register to allow direct injection of charge, which can then be measured at the output. The difficulty with this approach is that the amount of charge injected cannot be precisely defined.
- the approach usually taken to measure the gain is to illuminate the device and to measure the output with no multiplication gain.
- the light level is then reduced by a known fraction (by reducing the aperture of the optics or using neutral density filters for example) .
- the reduction of light level will be of the same order as the gain to be measured.
- Multiplication gain is then applied and the output signal is measured.
- the multiplication gain can be calculated knowing the output signal and the reduction in light level. This method can give accurate results but is cumbersome and not particularly suitable for automatic measurements within a camera system.
- the invention determines the gain provided by a multiplication register by measuring an output signal derived from a first input signal with gain applied to the multiplication register and measuring an output derived from a second input signal without gain applied.
- There are two approaches to generating the two output signals which may be used alone or in combination.
- a first approach is to vary the input signal to the multiplication register, such as by summing charge at the input.
- a second approach is to vary the output signal from the multiplication register, such as by summing charge at the output. In either approach, the second output signal is effectively larger than the first output signal by a known amount.
- the gain provided can then be determined as a function of the ratios of the output signals.
- the preferred embodiment of the invention provides various techniques for creating the first and second input signals such that the second signal is known to be effectively larger than the first by a known amount.
- a first technique embodying the invention is to sum charge accumulated in a plurality of elements to provide the second input signal (though the summing may be at an output, rather than an input as noted above) and to derive the first signal from one such element or by averaging (rather than summing) the charge in the plurality of elements. This creates a second input signal that is effectively a multiple of the first signal; the multiple being equal to the number of elements.
- a second technique in a camera embodying the invention, is to provide first and second input signals to the multiplication register by illuminating light sensitive elements before the multiplication register using a light source within the camera of first and second different illumination strengths to produce the first and second respective input signals.
- the second input signal may typically be effectively 3 orders of magnitude greater than the first input signal.
- the multiplication register provides gain of around 1,000, so the output signals will be similar with and without gain. The actual gain provided can then be determined from the ratio of the input signals. When using lower gains such as ⁇ 10, it is preferable to sum charge at the input to the multiplication register to ensure an adequate output signal.
- a benefit of the arrangements embodying the invention is that the gain can be measured real-time during operation of a camera embodying the invention.
- the adjustment of gain is preferably provided by adjusting the phase relationship between electrodes in the multiplication register. This has the advantage that gain can be adjusted rapidly for calibration, whilst allowing the gain to be restored precisely to the original operational level. Alternatively, the gain could be varied by adjusting the voltage between electrodes.
- the embodiments provide automatic measurement of gain in real-time; the main embodiment using thermally generated charge as a signal source.
- a camera embodying the invention is designed to allow this calibration to take place during field blanking intervals.
- FIG. 1 is a schematic diagram of a CCD imager of known type and which may embody the invention
- FIG. 2 is a schematic diagram of a physical cross section of one element in a multiplication register
- FIG. 3 is a schematic cross section of a single multiplication element showing voltages applied to electrodes at a point in time;
- FIG. 4 shows how gain varies with voltage difference and with temperature
- FIG. 5 shows a first CCD imaging device embodying the invention.
- FIG. 6 shows a second CCD imaging device embodying the invention.
- FIG. 1 A known device is shown and has been described in relation to FIG. 1 .
- the invention may be embodied in such a device, and in an imager or camera including such a device.
- the arrangement of a multiplication register and elements within that register to which the invention may be applied will first be described with reference to FIGS. 1 to 3 .
- an image area 2 accumulates charge in CCD elements and transfers charge under control of clocked drive pulses on electrodes 7 , 8 to a store area 3 and from the store area to an output register 4 and subsequently to a multiplication register 5 .
- the multiplication register It is in the multiplication register that the invention is embodied, though it will be appreciated that other arrangements of multiplication elements could be used. Although shown as a straight-line extension of the output register 4 , in reality it may be bent around the imager for packaging reasons.
- FIG. 2 A multiplication element of known type is shown in FIG. 2 .
- the element comprises a base 20 of p-type silicon, an n-type layer 22 and a gate dielectric layer 24 which may, as an example, comprise a layer of Si3N4 over SiO2 or SiO2 only.
- a gate dielectric layer 24 which may, as an example, comprise a layer of Si3N4 over SiO2 or SiO2 only.
- each element has four electrodes shown as normal clocked electrodes ⁇ 1 26 and ⁇ 3 28 , a DC electrode ⁇ DC 30 and a high voltage electrode ⁇ 2 HV 32 .
- the element provides gain by clocking voltages at the electrodes such that a relatively high voltage at electrode ⁇ HV 32 causes impact ionisation of charge.
- FIG. 3 A schematic cross section of a single multiplication element is given in FIG. 3 .
- the multiplication element of the multiplication register is made up of four phases although other configurations could be possible.
- ⁇ 1 and ⁇ 3 are clocked as normal readout register phases.
- ⁇ DC is a DC phase that separates ⁇ 1 from ⁇ 2 .
- the high voltage electrode ⁇ 2 the multiplication phase, is a clocked phase but using a much greater amplitude than ⁇ 1 and ⁇ 3 .
- ⁇ 1 the potential increasing in the direction of the arrow in FIG. 3
- the signal originally under ⁇ 1 will drift to ⁇ 2 .
- the potential on ⁇ 2 is set high enough so that the fields experienced by the electron signal will cause impact ionisation to take place.
- the total amplified signal can then be transferred to ⁇ by switching ⁇ 2 low and ⁇ high.
- the process is repeated through all the gain (multiplication) elements in the multiplication register.
- the CCD device forms part of a frame transfer CCD camera.
- FIG. 5 makes use of thermal charge accumulated as a mechanism of providing a known ratio of signals.
- an image area 2 accumulates charge in CCD elements and transfers charge under control of clocked drive pulses on electrodes 7 , 8 to a store area 3 and from the store area to an output register 4 and subsequently to a multiplication register 5 .
- the camera operates as follows. When the last line of a previous field has been transferred from the store area 3 to the output register 4 , the adjacent line in the store section will contain thermal charge accumulated over the field readout interval—typically 20 ms for CCIR cameras. The thermal charge accumulated in this period is then transferred into the readout register 4 . The gain provided by the multiplication register is maintained at a given value, and the pixels are readout normally.
- the camera processor 40 has a function to average all the pixels to obtain a single value (S gain). The data from all pixels may be assessed further to gain confidence that the observed standard deviation is consistent with the calculated mean value.
- the following line which will contain a similar amount of dark current, is then transferred to the readout register 4 , the gain of the multiplication register 5 is adjusted to apply unity gain, all pixels in the line are then summed in an output node of the CCD shown as the processor 40 , and readout as a single value (S unity).
- the processor 40 now has two output values: S gain derived from the mean value of a charge due to thermal electrons in a single element with gain applied; and S unity derived from the sum of charge in all the elements of the readout register without gain applied. S unity is thus the average charge in each element of the readout register ⁇ the number of pixels in the line of the readout register. Summing ensures that the very small thermally generated signal will exceed the output node readout noise. It is noted that the summing could be done before or after the multiplication register and has the effect of creating an output signal which is, in effect, derived from the sum of the charge input to the multiplication register.
- This figure may then be used to make automatic adjustment of gain limits, to determine when filters should be applied to the image, and for presentation to the user as an absolute gain value.
- the technique described allows acquisition of an updated gain value at each field period. Since the gain control voltage is arranged to be very stable over a few hundred milliseconds it may be advantageous to measure gain value for several fields and then compute the average.
- the CCD will typically be operating at temperatures of ⁇ 5° C., or lower. In the embodiment, this would produce of the order 1 electron/pixel/field. With roughly 600 pixels in each line, this will result in 600 electrons at the output node, which is just about adequate to overcome the node readout noise.
- a further enhancement where the electron levels are low is to produce the S unity signal by “binning” a few lines into the readout register.
- the process of “binning” means summing a few lines from the store area 3 into the readout/output register 4 thereby producing more electrons. If this is done, the equation above is modified to include the number of lines binned as a multiplier.
- a second embodiment is shown in FIG. 6 and is based on the principles of the first, namely providing two respective input signals to the multiplication register that are orders of magnitude apart (by a known amount) and measuring the ratio of the output signals with and without gain respectively.
- a light source such as an LED 42 is located so as to illuminate a light sensitive region prior to the input end of the multiplication register.
- the operation is then as follows. First, the LED illuminates the light sensitive region with a low level (or for a short time) to produce a low charge. This low charge is clocked through the multiplication register with normal gain applied to produce a signal S gain. Then, the LED illuminates the sensitive region with a high level (or for a longer time) to produce a high charge. This high charge is clocked through the multiplication register without gain applied to produce a signal S unity.
- the use of the illuminating LED allows the ratio of charge for the two signals to be precisely controlled. This assumes that it is possible to adjust gain rapidly in the inter-line interval.
- the embodying circuit generating the control voltage has been designed to be very stable, and it is therefore preferable not to change the amplitude rapidly of any of the clocking signals (this approach would require the amplitude to be restored very precisely to within a few millivolts) .
- gain is also dependent upon the phase relationship between ⁇ 1 and ⁇ 2 HV phases, and the clock sequencer can control phase, virtually instantaneously. Accordingly, this is the preferred mechanism to reduce gain of the multiplication register to unity in either the first or second embodiment.
- a camera embodying the invention comprises a lens arrangement for imaging light onto a CCD device of the type previously described and output electronics for processing signals from the CCD device.
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
- Solid State Image Pick-Up Elements (AREA)
Abstract
Description
- This application claims the priority of GB 0602965.6, filed Feb. 14, 2006, the disclosure of which is incorporated herein by reference.
- The present invention relates to a CCD device, and in particular to a CCD which provides gain within the charge domain.
- In a typical CCD imager, signal charge representative of incident radiation is accumulated in an array of pixels in an image area. Following an integration period, signal charge is transferred to a store section and then to an output register by applying appropriate clocking or drive pulses to control electrodes. The signal charge is then read out from the output register and applied to a charge detection circuit to produce a voltage that is representative of the amount of signal charge. The sensitivity of such a device is limited by the noise of the charge to voltage conversion process and that introduced by the subsequent video chain electronics.
- An electron multiplying CCD overcomes this limitation and is disclosed in our earlier published UK patent application GB-A-2,371,403, as shown in
FIG. 1 . ACCD imager 1 comprises animage area 2, astore section 3 and an output or read-out register 4, each of these components being found in a conventional CCD imager. Theoutput register 4 is extended serially to give amultiplication register 5, the output of which is connected to acharge detection circuit 6. - During operation of the device, incident radiation is converted at the
image area 2 into signal charge which is representative of the intensity of the radiation impinging on the array of pixels making up the image array. Following the image acquisition period, drive pulses are applied tocontrol electrodes 7 to transfer the charge accumulated at the pixels of theimage area 2 to thestore section 3. Simultaneously with this, drive signals are also applied to controlelectrodes 8 at thestore section 3 to cause charge to be transferred from row to row as indicated by the arrow, the last row of charge held in elements inrow 3 being transferred in parallel to theoutput register 4. - When a row of signal charge has been transferred into the
output register 4, appropriate drive pulses are applied to theelectrodes 9 to sequentially transfer the charge from the elements of the output register to those of themultiplication register 5. In this embodiment, the multiplication register is of similar architecture to the output register in so far as doping is concerned with the addition of an electrode for multiplication. - To achieve multiplication of charge in each of the elements of the
multiplication register 5, sufficiently high amplitude drive pulses are applied tocontrol electrodes 10 to both transfer signal charge from one element to the next adjacent element in the direction shown by the arrow and also to increase the level of signal charge due to impact ionisation by an amount determined by the amplitude of the drive pulses. Thus, as each packet of charge is transferred from one element to the next through the multiplication register, the signal charge increases. The charge detected atcircuit 6 is thus a multiplied version of the signal charge collected in theoutput register 4. At each stage of the multiplication register, the signal charge is increased. Each signal charge packet stored in theoutput register 4 undergoes an identical multiplication process as each travels through all the elements of themultiplication register 5. - The output of the
charge detection circuit 6 is also applied to an automaticgain control circuit 11 that adjusts the voltages applied to themultiplication register 5 to control the gain. In other embodiments, this feedback arrangement is omitted. Gain may then be controlled manually if desired. - Whilst the gain control circuit can vary the gain provided by varying the voltages applied to the multiplication register, we have appreciated the need to determine the actual level of gain provided by such a CCD charge multiplication arrangement. One way to measure the gain is to arrange a structure in the multiplication register to allow direct injection of charge, which can then be measured at the output. The difficulty with this approach is that the amount of charge injected cannot be precisely defined.
- The approach usually taken to measure the gain is to illuminate the device and to measure the output with no multiplication gain. The light level is then reduced by a known fraction (by reducing the aperture of the optics or using neutral density filters for example) . The reduction of light level will be of the same order as the gain to be measured. Multiplication gain is then applied and the output signal is measured. The multiplication gain can be calculated knowing the output signal and the reduction in light level. This method can give accurate results but is cumbersome and not particularly suitable for automatic measurements within a camera system.
- We have appreciated an improved arrangement and method for measuring gain is required.
- The invention is defined in the claims to which reference is now directed. The invention determines the gain provided by a multiplication register by measuring an output signal derived from a first input signal with gain applied to the multiplication register and measuring an output derived from a second input signal without gain applied. There are two approaches to generating the two output signals which may be used alone or in combination. A first approach is to vary the input signal to the multiplication register, such as by summing charge at the input. A second approach is to vary the output signal from the multiplication register, such as by summing charge at the output. In either approach, the second output signal is effectively larger than the first output signal by a known amount. The gain provided can then be determined as a function of the ratios of the output signals.
- The preferred embodiment of the invention provides various techniques for creating the first and second input signals such that the second signal is known to be effectively larger than the first by a known amount. A first technique embodying the invention is to sum charge accumulated in a plurality of elements to provide the second input signal (though the summing may be at an output, rather than an input as noted above) and to derive the first signal from one such element or by averaging (rather than summing) the charge in the plurality of elements. This creates a second input signal that is effectively a multiple of the first signal; the multiple being equal to the number of elements.
- A second technique, in a camera embodying the invention, is to provide first and second input signals to the multiplication register by illuminating light sensitive elements before the multiplication register using a light source within the camera of first and second different illumination strengths to produce the first and second respective input signals.
- In embodiments using either the first or second techniques, the second input signal may typically be effectively 3 orders of magnitude greater than the first input signal. The multiplication register provides gain of around 1,000, so the output signals will be similar with and without gain. The actual gain provided can then be determined from the ratio of the input signals. When using lower gains such as ×10, it is preferable to sum charge at the input to the multiplication register to ensure an adequate output signal.
- A benefit of the arrangements embodying the invention is that the gain can be measured real-time during operation of a camera embodying the invention.
- Existing electron multiplier CCD based cameras have no provision for determination of actual gain value. This can lead to various compromises in the camera performance since gain has to be estimated from knowledge of the applied voltage on the CCD Gain phase. Unfortunately the Voltage/Gain transfer function is extremely non-linear, and the voltage required to produce a particular Gain value will vary as a function of both time and temperature. In order to maintain optimal camera performance it becomes necessary to age the cameras for 100 hours prior to shipment, and to re-calibrate after approximately 1000 hours. This can be very inconvenient, particularly where the camera has been installed in an in-accessible location. In addition, the existing designs only allow the user to observe a 16 bit digital number, which is broadly indicative of gain, but which only has limited value for short-term comparison between related measurements. Embodiments of the invention overcome these problems.
- The adjustment of gain is preferably provided by adjusting the phase relationship between electrodes in the multiplication register. This has the advantage that gain can be adjusted rapidly for calibration, whilst allowing the gain to be restored precisely to the original operational level. Alternatively, the gain could be varied by adjusting the voltage between electrodes.
- The embodiments provide automatic measurement of gain in real-time; the main embodiment using thermally generated charge as a signal source. A camera embodying the invention is designed to allow this calibration to take place during field blanking intervals.
- An embodiment of the invention will now be described by way of example and with reference to the accompanying figures in which:
-
FIG. 1 : is a schematic diagram of a CCD imager of known type and which may embody the invention; -
FIG. 2 : is a schematic diagram of a physical cross section of one element in a multiplication register; -
FIG. 3 : is a schematic cross section of a single multiplication element showing voltages applied to electrodes at a point in time; -
FIG. 4 : shows how gain varies with voltage difference and with temperature; -
FIG. 5 : shows a first CCD imaging device embodying the invention; and -
FIG. 6 : shows a second CCD imaging device embodying the invention. - A known device is shown and has been described in relation to
FIG. 1 . The invention may be embodied in such a device, and in an imager or camera including such a device. The arrangement of a multiplication register and elements within that register to which the invention may be applied will first be described with reference to FIGS. 1 to 3. - As shown in
FIG. 1 , animage area 2 accumulates charge in CCD elements and transfers charge under control of clocked drive pulses onelectrodes store area 3 and from the store area to anoutput register 4 and subsequently to amultiplication register 5. It is in the multiplication register that the invention is embodied, though it will be appreciated that other arrangements of multiplication elements could be used. Although shown as a straight-line extension of theoutput register 4, in reality it may be bent around the imager for packaging reasons. - A multiplication element of known type is shown in
FIG. 2 . The element comprises abase 20 of p-type silicon, an n-type layer 22 and agate dielectric layer 24 which may, as an example, comprise a layer of Si3N4 over SiO2 or SiO2 only. On the gate dielectric layer, each element has four electrodes shown as normal clocked electrodes φ1 26 andφ3 28, aDC electrode φDC 30 and a highvoltage electrode φ2HV 32. The element provides gain by clocking voltages at the electrodes such that a relatively high voltage atelectrode φHV 32 causes impact ionisation of charge. The naming convention of the electrodes in the format “Rφ1” as shown in the diagrams is well known and will be referred to herein as “φ1” for brevity. Similarly, the high voltage electrode “φ2HV” may be referred to as “φ2” for brevity. - A schematic cross section of a single multiplication element is given in
FIG. 3 . The multiplication element of the multiplication register is made up of four phases although other configurations could be possible. φ1 and φ3 are clocked as normal readout register phases. φDC is a DC phase that separates φ1 from φ2. The high voltage electrode φ2, the multiplication phase, is a clocked phase but using a much greater amplitude than φ1 and φ3. On the high to low transition of φ1 (the potential increasing in the direction of the arrow inFIG. 3 ), the signal originally under φ1 will drift to φ2. The potential on φ2 is set high enough so that the fields experienced by the electron signal will cause impact ionisation to take place. Once the signal electrons and the electrons created by the impact ionisation are collected under φ2 the total amplified signal can then be transferred to φ by switching φ2 low and φ high. The process is repeated through all the gain (multiplication) elements in the multiplication register. As an example, the device could have 591 gain elements. If the impact ionisation increases the signal by 1% at each element, the combined gain of the multiplication register of the CCD will be 1.01591=358. - As shown, charge is increased in each (multiplication) element by application of voltage at φ2 (HV) which causes electrons to form from the impact ionisation process. It is noted, for the avoidance of doubt, that the voltages shown are clocked and so vary in amplitude. The voltages are shown at a given instant. The way that gain varies with voltage and temperature is shown in
FIG. 4 . - Embodiments are now described with reference to
FIGS. 5 and 6 . In both embodiments the CCD device forms part of a frame transfer CCD camera. - The embodiment of
FIG. 5 makes use of thermal charge accumulated as a mechanism of providing a known ratio of signals. As previously described, animage area 2 accumulates charge in CCD elements and transfers charge under control of clocked drive pulses onelectrodes store area 3 and from the store area to anoutput register 4 and subsequently to amultiplication register 5. - In cameras employing Frame Transfer CCDs, a period of time is required at the end of each image capture interval to transfer the newly acquired image into the store area. This interval is a function of the number of lines to be transferred and the line transfer rate. For cameras compliant with TV standards this interval may be extended to meet the demands of the TV standard (field blanking interval) . Therefore there will always be some period where no image data is being read from the CCD, and this period, we appreciated, is available for a calibration function.
- The camera operates as follows. When the last line of a previous field has been transferred from the
store area 3 to theoutput register 4, the adjacent line in the store section will contain thermal charge accumulated over the field readout interval—typically 20 ms for CCIR cameras. The thermal charge accumulated in this period is then transferred into thereadout register 4. The gain provided by the multiplication register is maintained at a given value, and the pixels are readout normally. Thecamera processor 40 has a function to average all the pixels to obtain a single value (S gain). The data from all pixels may be assessed further to gain confidence that the observed standard deviation is consistent with the calculated mean value. - The following line, which will contain a similar amount of dark current, is then transferred to the
readout register 4, the gain of themultiplication register 5 is adjusted to apply unity gain, all pixels in the line are then summed in an output node of the CCD shown as theprocessor 40, and readout as a single value (S unity). - The
processor 40 now has two output values: S gain derived from the mean value of a charge due to thermal electrons in a single element with gain applied; and S unity derived from the sum of charge in all the elements of the readout register without gain applied. S unity is thus the average charge in each element of the readout register×the number of pixels in the line of the readout register. Summing ensures that the very small thermally generated signal will exceed the output node readout noise. It is noted that the summing could be done before or after the multiplication register and has the effect of creating an output signal which is, in effect, derived from the sum of the charge input to the multiplication register. - Gain may then be calculated from:
G=S gain×Number of pixels in line/S unity - This figure may then be used to make automatic adjustment of gain limits, to determine when filters should be applied to the image, and for presentation to the user as an absolute gain value.
- The technique described allows acquisition of an updated gain value at each field period. Since the gain control voltage is arranged to be very stable over a few hundred milliseconds it may be advantageous to measure gain value for several fields and then compute the average.
- Where field blanking intervals must be kept as short as possible, to maintain high frame rates, it may be advantageous to generate S unity value in one field and S gain value in a subsequent field.
- The CCD will typically be operating at temperatures of −5° C., or lower. In the embodiment, this would produce of the
order 1 electron/pixel/field. With roughly 600 pixels in each line, this will result in 600 electrons at the output node, which is just about adequate to overcome the node readout noise. - A further enhancement where the electron levels are low is to produce the S unity signal by “binning” a few lines into the readout register. The process of “binning” means summing a few lines from the
store area 3 into the readout/output register 4 thereby producing more electrons. If this is done, the equation above is modified to include the number of lines binned as a multiplier. - A second embodiment is shown in
FIG. 6 and is based on the principles of the first, namely providing two respective input signals to the multiplication register that are orders of magnitude apart (by a known amount) and measuring the ratio of the output signals with and without gain respectively. - In the second embodiment, rather than using charge accumulated due to thermal electrons (known as dark current), a light source such as an
LED 42 is located so as to illuminate a light sensitive region prior to the input end of the multiplication register. The operation is then as follows. First, the LED illuminates the light sensitive region with a low level (or for a short time) to produce a low charge. This low charge is clocked through the multiplication register with normal gain applied to produce a signal S gain. Then, the LED illuminates the sensitive region with a high level (or for a longer time) to produce a high charge. This high charge is clocked through the multiplication register without gain applied to produce a signal S unity. Importantly, the ratio of the first and second illuminations is known. The gain can then be determined by:
G=S gain×ratio of illumination levels/S unity - A minimum of two line periods will typically be required for readout of the charge.
- The use of the illuminating LED allows the ratio of charge for the two signals to be precisely controlled. This assumes that it is possible to adjust gain rapidly in the inter-line interval. The embodying circuit generating the control voltage has been designed to be very stable, and it is therefore preferable not to change the amplitude rapidly of any of the clocking signals (this approach would require the amplitude to be restored very precisely to within a few millivolts) . However, gain is also dependent upon the phase relationship between φ1 and φ2HV phases, and the clock sequencer can control phase, virtually instantaneously. Accordingly, this is the preferred mechanism to reduce gain of the multiplication register to unity in either the first or second embodiment. This has a further advantage in that the HV clock voltage will not be disturbed, so gain will remain stable when the phase is returned to normal. Since this procedure occurs outside the normal image boundaries it will have no effect on Automatic Level Control calculations. Of course, the gain provided by elements can be controlled by adjusting the voltage applied to the RφDC electrode between the Rφ1 and Rφ2HV electrodes. This is an equally valid approach.
- A camera embodying the invention comprises a lens arrangement for imaging light onto a CCD device of the type previously described and output electronics for processing signals from the CCD device.
Claims (31)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0602965A GB2435126A (en) | 2006-02-14 | 2006-02-14 | EMCCD device with multiplication register gain measurement allowing realtime calibration of a camera in use. |
GBGB0602965.6 | 2006-02-14 | ||
GB0602965.6 | 2006-02-14 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070214200A1 true US20070214200A1 (en) | 2007-09-13 |
US7807952B2 US7807952B2 (en) | 2010-10-05 |
Family
ID=36141821
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/705,821 Expired - Fee Related US7807952B2 (en) | 2006-02-14 | 2007-02-14 | Gain calibration in EMCCD cameras |
Country Status (3)
Country | Link |
---|---|
US (1) | US7807952B2 (en) |
EP (1) | EP1819145A3 (en) |
GB (1) | GB2435126A (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090167910A1 (en) * | 2007-12-10 | 2009-07-02 | Commissariat A L' Energie Atomique | Photosensitive microelectronic device with avalanche multipliers |
CN102158661A (en) * | 2011-01-26 | 2011-08-17 | 中国科学院长春光学精密机械与物理研究所 | Driving system for EMCCD (electron-multiplying charge coupled device) specific signal |
US8479374B2 (en) | 2010-12-14 | 2013-07-09 | Truesense Imaging, Inc. | Method of producing an image sensor having multiple output channels |
US8493492B2 (en) | 2010-12-14 | 2013-07-23 | Truesense Imaging, Inc. | Method of producing an image with pixel signals produced by an image sensor that includes multiple output channels |
US8493491B2 (en) | 2010-12-14 | 2013-07-23 | Truesense Imaging, Inc. | Methods for processing an image captured by an image sensor having multiple output channels |
US8553126B2 (en) | 2010-12-14 | 2013-10-08 | Truesense Imaging, Inc. | Image sensor with charge multiplication |
US8773564B2 (en) | 2010-12-14 | 2014-07-08 | Truesense Imaging, Inc. | Image sensor with charge multiplication |
US9930276B2 (en) | 2016-01-14 | 2018-03-27 | Semiconductor Components Industries, Llc | Methods for clocking an image sensor |
CN111988546A (en) * | 2020-09-15 | 2020-11-24 | 哈尔滨工程大学 | Method for measuring multiplication gain and readout noise of multiplication CCD |
US10908266B2 (en) * | 2015-09-21 | 2021-02-02 | Photonic Vision Limited | Time of flight distance sensor |
US11531094B2 (en) | 2017-03-21 | 2022-12-20 | Photonic Vision Limited | Method and system to determine distance using time of flight measurement comprising a control circuitry identifying which row of photosensitive image region has the captured image illumination stripe |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008271049A (en) * | 2007-04-18 | 2008-11-06 | Hamamatsu Photonics Kk | Imaging apparatus and its gain adjusting method |
GB0717484D0 (en) * | 2007-09-07 | 2007-10-17 | E2V Tech Uk Ltd | Gain measurement method |
JP5547548B2 (en) * | 2010-05-14 | 2014-07-16 | 浜松ホトニクス株式会社 | Measuring method of electron multiplication factor |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4585934A (en) * | 1979-03-05 | 1986-04-29 | Hughes Aircraft Company | Self-calibration technique for charge-coupled device imagers |
US5337340A (en) * | 1991-07-11 | 1994-08-09 | Texas Instruments Incorporated | Charge multiplying detector (CMD) suitable for small pixel CCD image sensors |
US20020093288A1 (en) * | 1998-12-22 | 2002-07-18 | Spencer Simon H. | Imaging apparatus |
US6444968B1 (en) * | 1997-03-22 | 2002-09-03 | Eev Ltd | CCD imager with separate charge multiplication elements |
US20030035057A1 (en) * | 2001-08-20 | 2003-02-20 | Fuji Photo Film Co., Ltd | Charge multiplying solid-state electronic image sensing device and method of controlling same |
US20030223531A1 (en) * | 2002-05-30 | 2003-12-04 | Shunji Kashima | CMD and CMD-carrying CCD device |
US20040150737A1 (en) * | 2001-01-18 | 2004-08-05 | E2V Technologies Limited | Solid state imager arrangements |
US20060163474A1 (en) * | 2005-01-20 | 2006-07-27 | Donal Denvir | Automatic calibration of electron multiplying CCDs |
US20070200052A1 (en) * | 2006-01-07 | 2007-08-30 | Leica Microsystems Cms Gmbh | Apparatus, microscope with an apparatus, and method for calibration of a photosensor chip |
US7291821B2 (en) * | 2005-03-31 | 2007-11-06 | E2V Technologies (Uk) Limited | CCD device having a sequence of electrodes for charge multiplication |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2371403B (en) | 2001-01-18 | 2005-07-27 | Marconi Applied Techn Ltd | Solid state imager arrangements |
JP2003009000A (en) * | 2001-06-21 | 2003-01-10 | Fuji Photo Film Co Ltd | Image pickup device |
GB0316994D0 (en) | 2003-07-21 | 2003-08-27 | E2V Tech Uk Ltd | Smear reduction in CCD images |
GB2413007A (en) * | 2004-04-07 | 2005-10-12 | E2V Tech Uk Ltd | Multiplication register for amplifying signal charge |
-
2006
- 2006-02-14 GB GB0602965A patent/GB2435126A/en not_active Withdrawn
-
2007
- 2007-02-14 EP EP07250602A patent/EP1819145A3/en not_active Withdrawn
- 2007-02-14 US US11/705,821 patent/US7807952B2/en not_active Expired - Fee Related
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4585934A (en) * | 1979-03-05 | 1986-04-29 | Hughes Aircraft Company | Self-calibration technique for charge-coupled device imagers |
US5337340A (en) * | 1991-07-11 | 1994-08-09 | Texas Instruments Incorporated | Charge multiplying detector (CMD) suitable for small pixel CCD image sensors |
US6444968B1 (en) * | 1997-03-22 | 2002-09-03 | Eev Ltd | CCD imager with separate charge multiplication elements |
US20020093288A1 (en) * | 1998-12-22 | 2002-07-18 | Spencer Simon H. | Imaging apparatus |
US20040150737A1 (en) * | 2001-01-18 | 2004-08-05 | E2V Technologies Limited | Solid state imager arrangements |
US20030035057A1 (en) * | 2001-08-20 | 2003-02-20 | Fuji Photo Film Co., Ltd | Charge multiplying solid-state electronic image sensing device and method of controlling same |
US20030223531A1 (en) * | 2002-05-30 | 2003-12-04 | Shunji Kashima | CMD and CMD-carrying CCD device |
US20060163474A1 (en) * | 2005-01-20 | 2006-07-27 | Donal Denvir | Automatic calibration of electron multiplying CCDs |
US7291821B2 (en) * | 2005-03-31 | 2007-11-06 | E2V Technologies (Uk) Limited | CCD device having a sequence of electrodes for charge multiplication |
US20070200052A1 (en) * | 2006-01-07 | 2007-08-30 | Leica Microsystems Cms Gmbh | Apparatus, microscope with an apparatus, and method for calibration of a photosensor chip |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8248498B2 (en) * | 2007-12-10 | 2012-08-21 | Commissariat A L'energie Atomique | Photosensitive microelectronic device with avalanche multipliers |
US20090167910A1 (en) * | 2007-12-10 | 2009-07-02 | Commissariat A L' Energie Atomique | Photosensitive microelectronic device with avalanche multipliers |
US8553126B2 (en) | 2010-12-14 | 2013-10-08 | Truesense Imaging, Inc. | Image sensor with charge multiplication |
US8479374B2 (en) | 2010-12-14 | 2013-07-09 | Truesense Imaging, Inc. | Method of producing an image sensor having multiple output channels |
US8493492B2 (en) | 2010-12-14 | 2013-07-23 | Truesense Imaging, Inc. | Method of producing an image with pixel signals produced by an image sensor that includes multiple output channels |
US8493491B2 (en) | 2010-12-14 | 2013-07-23 | Truesense Imaging, Inc. | Methods for processing an image captured by an image sensor having multiple output channels |
US8773564B2 (en) | 2010-12-14 | 2014-07-08 | Truesense Imaging, Inc. | Image sensor with charge multiplication |
US9136305B2 (en) | 2010-12-14 | 2015-09-15 | Semiconductor Components Industries, Llc | Method of producing an image sensor having multiple output channels |
CN102158661A (en) * | 2011-01-26 | 2011-08-17 | 中国科学院长春光学精密机械与物理研究所 | Driving system for EMCCD (electron-multiplying charge coupled device) specific signal |
US10908266B2 (en) * | 2015-09-21 | 2021-02-02 | Photonic Vision Limited | Time of flight distance sensor |
US9930276B2 (en) | 2016-01-14 | 2018-03-27 | Semiconductor Components Industries, Llc | Methods for clocking an image sensor |
US11531094B2 (en) | 2017-03-21 | 2022-12-20 | Photonic Vision Limited | Method and system to determine distance using time of flight measurement comprising a control circuitry identifying which row of photosensitive image region has the captured image illumination stripe |
CN111988546A (en) * | 2020-09-15 | 2020-11-24 | 哈尔滨工程大学 | Method for measuring multiplication gain and readout noise of multiplication CCD |
Also Published As
Publication number | Publication date |
---|---|
EP1819145A3 (en) | 2008-05-28 |
GB2435126A (en) | 2007-08-15 |
US7807952B2 (en) | 2010-10-05 |
EP1819145A2 (en) | 2007-08-15 |
GB0602965D0 (en) | 2006-03-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7807952B2 (en) | Gain calibration in EMCCD cameras | |
US8054363B2 (en) | Determining the multiplication of EMCCD sensor | |
JP4536901B2 (en) | CMOS image sensor with expanded dynamic range | |
JP5291287B2 (en) | Gain measurement structure | |
US9609243B2 (en) | Systems and methods for providing low-noise readout of an optical sensor | |
JP5319872B2 (en) | Automatic calibration of electron multiplier CCD | |
CN109155827B (en) | High dynamic range imaging sensor array | |
US20080291313A1 (en) | High dynamic range imager with a rolling shutter | |
KR20010067339A (en) | Variable collection of blooming charge to extend dynamic range | |
CN103369268A (en) | Solid state imaging device, method of outputting imaging signal and electronic device | |
GB2328338A (en) | Temperature dependent dark current correction in imaging apparatus | |
US7218351B2 (en) | Image-sensing apparatus for compensating video signal of a plurality of channels | |
US10848689B2 (en) | Infrared imaging element detecting temperature change, and infrared camera using the same element | |
JP4009598B2 (en) | Infrared solid-state image sensor | |
CA2451463C (en) | Method and apparatus for readout of compound microbolometer arrays | |
US9088739B2 (en) | CMOS image sensor having a wide linear dynamic range | |
US5642162A (en) | Charge transfer device having a signal processing circuit for correcting output voltage | |
US7932947B2 (en) | Output-compensating device and method of an image sensor | |
JP4375339B2 (en) | Solid-state imaging device and driving method of solid-state imaging device | |
US4562473A (en) | Dark current sensing with a solid-state imager having a CCD line register output | |
Fragasse et al. | An Open-Circuit Voltage Pixel for Low-Light Visible Imaging in a Standard CMOS Process | |
JPS61144174A (en) | Solid state image pick-up device | |
Mooney | 1/f noise measurements on PtSi focal plane arrays | |
JP2013251907A (en) | Image sensor with charge multiplication | |
JP2002044526A (en) | Solid-state image pickup device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: E2V TECHNOLOGIES (UK) LIMITED, UNITED KINGDOM Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HAZELWOOD, MICHAEL JOHN;REEL/FRAME:019299/0899 Effective date: 20070326 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: TELEDYNE E2V (UK) LIMITED, CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:E2V TECHNOLOGIES (UK) LIMITED;REEL/FRAME:043277/0908 Effective date: 20170329 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
AS | Assignment |
Owner name: TELEDYNE UK LIMITED, CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:TELEDYNE E2V (UK) LIMITED;REEL/FRAME:051461/0294 Effective date: 20191230 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20221005 |