US20070200216A1 - Chip stack package - Google Patents
Chip stack package Download PDFInfo
- Publication number
- US20070200216A1 US20070200216A1 US11/703,900 US70390006A US2007200216A1 US 20070200216 A1 US20070200216 A1 US 20070200216A1 US 70390006 A US70390006 A US 70390006A US 2007200216 A1 US2007200216 A1 US 2007200216A1
- Authority
- US
- United States
- Prior art keywords
- adhesive
- semiconductor chip
- chip
- stack package
- package according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 132
- 239000000853 adhesive Substances 0.000 claims abstract description 116
- 230000001070 adhesive effect Effects 0.000 claims abstract description 116
- 239000007787 solid Substances 0.000 claims description 28
- 239000000758 substrate Substances 0.000 claims description 20
- 239000000203 mixture Substances 0.000 claims description 18
- 239000002390 adhesive tape Substances 0.000 claims description 16
- 230000009969 flowable effect Effects 0.000 claims description 15
- 230000002093 peripheral effect Effects 0.000 claims description 14
- 239000010410 layer Substances 0.000 claims description 7
- 239000000463 material Substances 0.000 claims description 6
- 239000012790 adhesive layer Substances 0.000 claims description 5
- 239000012792 core layer Substances 0.000 claims 2
- 235000012431 wafers Nutrition 0.000 description 34
- 238000000034 method Methods 0.000 description 22
- 239000007788 liquid Substances 0.000 description 12
- 238000004519 manufacturing process Methods 0.000 description 12
- 230000008569 process Effects 0.000 description 10
- 239000011800 void material Substances 0.000 description 5
- 239000003822 epoxy resin Substances 0.000 description 3
- 229920000647 polyepoxide Polymers 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000004513 sizing Methods 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 238000002507 cathodic stripping potentiometry Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 238000001723 curing Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000001066 destructive effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- 230000009477 glass transition Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 239000000843 powder Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 239000000725 suspension Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000009281 ultraviolet germicidal irradiation Methods 0.000 description 1
- 230000003313 weakening effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/8121—Applying energy for connecting using a reflow oven
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83194—Lateral distribution of the layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
- H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Definitions
- the present invention relates to a chip stack package and, more particularly, to a wafer level chip scale package.
- the electronic industry is continually seeking methods, techniques and designs that will result in the manufacture of electronic products that are smaller, lighter, faster, more efficient, operate at higher speeds, provide multiple functions and/or result in improved performance, at an effective cost.
- One of the methods that have been used for attaining such goals is improved package assembly techniques that have resulted in the development of new types of packages such as chip scale or chip size packages (CSP).
- CSPs may be manufactured at chip level or at wafer level, with those manufactured at the wafer level also referred to as wafer level chip scale packages (WLCSP).
- WLCSP wafer level chip scale packages
- a WLCSP will include a stack of a plurality of semiconductor chips that are interconnected by bump connections.
- each semiconductor chip may include electrode pads formed on the active surface and through electrodes formed at or along the edges of the semiconductor chip.
- the through electrodes may, in turn, be connected to the electrode pads by redistribution lines.
- the corresponding through electrodes provided on adjacent semiconductor chips may then be electrically connected with bump connections.
- the semiconductor chips in the chip stack are physically and electrically connected, the formation of such a stack using only bump bonding tends to result in a space or void being formed between the opposing surfaces of two adjacent semiconductor chips. Such spaces may cause reduced mechanical strength and increase the likelihood of reliability faults in the chip stack package. Therefore, the space between adjacent semiconductor chips should be filled to produce a stronger, more durable chip stack package.
- liquid adhesive and/or adhesive tape may be used to fill the space between adjacent semiconductor chips.
- FIG. 1 is a cross-sectional view of an example of a conventional WLCSP 130 .
- the WLCSP 130 illustrated in FIG. 1 may be manufactured by sequentially using wafer preparing, wafer stacking, wafer sawing and liquid adhesive injection processes.
- a plurality of substantially identical wafers (not shown), each having a plurality of semiconductor chips 111 , may be prepared using any conventional semiconductor manufacturing process.
- Each semiconductor chip 111 is provided with a plurality of through electrodes 113 arranged in a peripheral region of the semiconductor chip and bumps 117 formed on at least one end surface of the through electrodes.
- the through electrodes 113 may be constructed so as to protrude above a surrounding surface of the semiconductor chip 111 for providing connection between adjacent semiconductor devices.
- a plurality of such wafers are then vertically stacked so that the corresponding through electrodes 113 and/or bumps 117 of adjacent semiconductor chips 111 are aligned and brought into contact so as to provide electrical connection between adjacent semiconductor chips.
- the stacked wafers are then divided into individual chip stack packages 130 and a liquid adhesive 123 may be injected into a space remaining between adjacent semiconductor chips 111 and cured to reduce or eliminate voids from the chip stack package.
- the WLCSP in which the spaces between adjacent semiconductor chips has been filled with an adhesive may exhibit improved mechanical strength and reliability in comparison with a similarly constructed WLCSP in which the vacant spaces between the adjacent semiconductor chips have not been filled.
- liquid adhesive 123 used to fill the spaces between the adjacent semiconductor chips 111 typically includes metallic and/or non-metallic particulate filler materials, its flow characteristics may make it difficult to fill the space(s) between adjacent semiconductor chips completely or consistently, particularly for chip stacks having relatively small chip-to-chip spacing.
- a WLCSP 130 manufactured with such a liquid adhesive 123 may still include one or more vacant spaces or voids 135 between adjacent semiconductor chips 111 .
- One proposal for addressing the problem of voids in a WLCSP is to use an adhesive tape rather than a liquid adhesive.
- FIG. 2 is a cross-sectional view of another example of a conventional WLCSP 230 .
- the WLCSP 230 illustrated in FIG. 2 may be manufactured by sequentially using wafer preparing, adhesive tape attaching, wafer stacking and wafer sawing processes.
- a plurality of substantially identical wafers (not shown), each having a plurality of semiconductor chips 211 , each having a plurality of semiconductor chips 111 , may be prepared using any conventional semiconductor manufacturing process.
- Each semiconductor chip 211 will typically include a plurality of through electrodes 213 arranged in a peripheral region of the semiconductor chip.
- the through electrodes 213 may be constructed with protruding portions (not shown) that extend above the adjacent surface of the semiconductor chip or may be provided with bumps 217 formed on at least on surface of the through electrodes.
- An adhesive tape 221 may then be attached to the semiconductor chip 211 while still at the wafer level, the adhesive tape 221 typically having openings provided therein to avoid interfering with the bumps 217 or protruding portions (not shown) by maintaining some minimum separation distance between the adhesive tape and the connecting structures.
- a plurality of such wafers are then vertically stacked so that the corresponding through electrodes 213 and bumps 217 of adjacent semiconductor chips 211 are aligned and brought into contact so as to provide electrical connection between adjacent semiconductor chips.
- the stacked and connected wafers may then be divided into individual chip stack packages 230 .
- a WLCSP manufactured using an adhesive tape may exhibit improved filling performance and mechanical strength in comparison with a WLCSP manufactured with a liquid adhesive.
- the adhesive tape may result in uneven pressure being applied to one or more of the semiconductor chips during a chip stacking process that may result in warpage of one, or more of the semiconductor chips.
- the temperature and/or pressures applied to the chip stack may be sufficient to cause the adhesive tape composition 224 to liquefy and flow out from between the adjacent semiconductor chips and onto the lateral or side surfaces(s) of the package.
- An exemplary embodiment of the present invention is directed to a chip stack package having improved mechanical strength and reliability.
- the chip stack package in accordance with an exemplary embodiment of the present invention may include a first semiconductor chip, a second semiconductor chip stacked on the first semiconductor chip, a connector for connecting the first semiconductor chip to the second semiconductor chip, and at least one adhesive formed in a space between the first semiconductor chip and the second semiconductor chip.
- the at least one adhesive may include a first adhesive and a second adhesive.
- the first adhesive may be formed in a portion of the space between the first semiconductor chip and the second semiconductor chip and be positioned in a peripheral region on which the connector is provided.
- the second adhesive may be formed in the space remaining between the first semiconductor chip and the second semiconductor chip except for a region in which the first adhesive is provided.
- FIG. 1 is a cross-sectional view of an example of a conventional WLCSP
- FIG. 2 is a cross-sectional view of another example of a conventional WLCSP
- FIG. 3A - FIG. 3F are cross-sectional views of a method for manufacturing a WLCSP in accordance with an exemplary embodiment of the present invention.
- FIG. 4 is a cross-sectional view of a WLCSP manufactured by a method in accordance with another exemplary embodiment of the present invention.
- FIGS. 3A-3F are cross-sectional views of a method for manufacturing a WLCSP in accordance with an exemplary embodiment of the present invention.
- the disclosed method for manufacturing a WLCSP includes the steps of providing a plurality of wafers, applying a solid adhesive to at least one of the wafers, stacking the wafers so that the solid adhesive is positioned between two adjacent wafers, sawing the stacked wafers to separate semiconductor chip stacks and applying a liquid adhesive to the semiconductor chip stacks.
- a wafer 10 may be prepared using any appropriate semiconductor device manufacturing process.
- the prepared wafer 10 will include a plurality of semiconductor chips 11 , with each semiconductor chip including a plurality of through electrodes 13 formed through a peripheral region of the semiconductor chip.
- Conductive bumps 17 may then be formed on and electrically connected to at least one end of the through electrodes 13 .
- the through electrodes 13 may, in turn, be electrically connected to integrated circuits provided on an interior region of the semiconductor chips 11 by conductive redistribution patterns (not shown).
- the through electrodes 13 may constructed so as to include a protruding portion that extends above the surrounding surface of the semiconductor chip 11 and eliminate the need to form bumps.
- the conductive bumps 17 may include solder, nickel, gold, copper, metal alloys or other materials having suitable electrical conductivity and are capable of forming conductive bonds with the material(s) used to form the through electrodes, i.e., good bondability.
- the through electrodes 13 may be not limited in this regard.
- the through electrodes 13 may be formed in a central region of the semiconductor chip 11 .
- a solid adhesive 21 as a second adhesive is attached to or formed on a portion of a surface of the semiconductor chips 11 formed on the wafer 10 .
- the solid adhesive 21 may be formed on an interior region of a surface of the semiconductor chip 11 and be located completely within the peripheral surface region through which the through electrodes 13 are formed and on which the bumps 17 may be attached.
- the solid adhesive 21 will typically be sized and configured so as to maintain a minimum spacing between the solid adhesive and any protruding portions of the through electrodes 13 or bumps 17 and so that the solid adhesive defines the perimeter of the space or void in which the through electrodes or bumps are positioned.
- the space or void will also have at least one open side adjacent a side or lateral surface of the semiconductor chips to allow for the subsequent introduction of a flowable adhesive composition.
- the solid adhesive 21 used in this exemplary embodiment may be a multi-layer adhesive tape that includes an intermediate base film 21 a with adhesive layers 21 b provided on both sides of the base film to provide the desired strength and adhesive performance. It will be appreciated that other solid adhesive materials, such as a single layer tape or an alternate multi-layer adhesive tape having other or different layers to provide particular performance modifications, may be used. It will also be appreciated that the solid adhesive may be formed in place by printing or otherwise depositing an adhesive composition on designated portions of the surface of the semiconductor chips 11 and is not, therefore, limited to any particular construction of or method of forming the solid adhesive 21 .
- the solid adhesive 21 may be formed in a central region of the semiconductor chip 11 or be formed in a portion of the peripheral region on which the through electrodes 13 are provided, including the central region.
- a plurality of wafers can then be aligned and vertically stacked to interconnect corresponding semiconductor chips 11 on adjacent wafers by connecting corresponding electrodes 13 and/or bumps 17 to provide both mechanical and electrical connections between the adjacent semiconductor chips.
- the adjacent semiconductor chips 11 will also be attached by the solid adhesive 21 arranged between the opposing surfaces of the semiconductor chips.
- the solid adhesive 21 may also provide some resilience that will allow for absorption or dampening of at least some of the physical or mechanical shocks to which the semiconductor chip 11 may be subjected during manufacture including, for example, forces applied during the wafer stacking process.
- the stacked wafers 10 may be divided into individual chip stack packages including a plurality of vertically stacked semiconductor devices 11 .
- the wafers 10 may, for example, be separated along scribe lines 15 using a high-speed rotary diamond blade 50 , a laser beam scribing apparatus or any other suitable apparatus for removing or weakening those portions of the wafers that lie between adjacent semiconductor chips so that the chip stack packages may be separated.
- a flowable adhesive composition 23 as a first adhesive may then be injected into the spaces remaining between the adjacent semiconductor chips 11 .
- the flowable adhesive composition 23 may be a liquid adhesive that is applied sequentially or simultaneously into the portions of the space between the semiconductor chips 11 that are exposed along the lateral or side surfaces of the semiconductor chips.
- the flowable adhesive composition 23 may be injected into or otherwise inserted or deposited into the space.
- the flowable adhesive composition will typically flow into the space or void from the lateral edge of the semiconductor chip to the exterior portion of the solid adhesive 21 at least partially as the result of capillary action and, in so doing, will surround and encapsulate those portions of the through electrodes 13 and/or bumps 17 that are present within the space. In this manner, the spaces or voids between the adjacent semiconductor chips 11 may be completely filled with the first adhesive and the second adhesive.
- the flowable adhesive composition 23 may include liquid adhesive such as an epoxy resin adhesive, an adhesive suspension or a fine powder.
- the flowable adhesive composition 23 may be cured by any appropriate method including, for example, self-curing, heating or UV irradiation.
- the cured flowable adhesive composition 23 may become a first adhesive of the resulting package.
- the exemplary embodiment of the manufacturing method described above may produce a completed WLCSP 30 as illustrated in FIG. 3F .
- the WLCSP manufactured by a method in accordance with the exemplary embodiment described above will tend to increase the extent to which the space formed between adjacent semiconductor chips may be filled by using a combination of a first adhesive (a flowable adhesive composition) and a second adhesive (a solid adhesive).
- a first adhesive a flowable adhesive composition
- a second adhesive a solid adhesive
- the at least one adhesive may not be limited in this regard.
- the at least one adhesive may be selected according to various standards, for example, TG (glass transition temperature), Young's Modulus or CTE (Coefficient of Thermal Expansion).
- FIG. 4 is a cross-sectional view of a WLCSP 70 in accordance with another exemplary embodiment of the present invention.
- the WLCSP 70 may further include a substrate on which the lowermost semiconductor chip 11 ′ of a WLCSP such as that illustrated in FIG. 3F may be mounted or, alternatively, to which a WLCSP may be attached.
- the through electrodes 13 may be bump-bonded to corresponding substrate pads 43 .
- the lowest semiconductor chip 11 ′ may be attached to the substrate 41 using a solid adhesive 21 ′, which may be the same solid adhesive 21 that is used to attach adjacent semiconductor chips 11 , 11 ′ within the chip stack.
- An epoxy resin adhesive may be injected into a space or void remaining between the substrate 41 and the lowest semiconductor chip 11 ′ except for a region in which the solid adhesive 21 ′ is provided.
- the epoxy resin adhesive may be cured to completely fill the spaces or voids between the substrate 41 and the lowest semiconductor chip 11 ′.
- Connecting bumps 45 may be provided on a surface of the substrate 41 separated from the chip stack, typically on a surface of the substrate 41 opposite the surface to which the chip stack is attached, for allowing connection of the stacked semiconductor chips 11 , 11 ′ ⁇ to external devices or circuits and thereby complete formation of the WLCSP 70 .
- a solid adhesive 21 ′ used in attaching the lowest semiconductor chip 11 ′ to the substrate 41 is the same solid adhesive 21 that is used to attach adjacent semiconductor chips 11 , 11 ′ within the chip stack, the solid adhesive 21 ′ may not be necessarily the same solid adhesive that is used to attach adjacent semiconductor chips 11 , 11 ′ within the chip stack.
- a method for manufacturing a WLCSP in accordance with an exemplary embodiment of the present invention may improve physical or mechanical stability and reliability during a chip stacking process at wafer level or chip level.
- the sufficiency of the bump connections may be inspected or otherwise tested after the chip stacking process to confirm that the connection process was at least nominally successful.
- Sample devices may be subjected to additional destructive and/or accelerated life testing for evaluating the yield and stability of the produced WLCSP devices.
- the present invention may be employed in a chip stack package having a stack structure that utilizes a flip chip bonding process at the chip level. Further, the present invention may be incorporated in the manufacture of semiconductor devices having a space between wafers, between semiconductor chips, and/or between a single semiconductor chip or a chip stack and a substrate.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
Provided is a chip stack package that may include a lower semiconductor chip, an upper semiconductor chip stacked on the lower semiconductor chip, and at least one adhesive formed in space between the lower semiconductor chip and the upper semiconductor chip. The at least one adhesive may include a first adhesive and a second adhesive. The first adhesive may be formed in a portion of the space, and the second adhesive may be formed in the space except for a region in which the first adhesive is provided. The space between adjacent semiconductor chips may be completely filled with the at least one adhesive. Therefore, a chip stack package according to the exemplary embodiments of the present invention may exhibit improved mechanical stability and reliability.
Description
- This application is a Continuation-In-Part of U.S. patent application Ser. No. 11/038,210, filed on Jan. 21, 2005, now pending, which claims priority under 35 U.S.C. § 119 of Korean Patent Application No. 2004-45567, filed on Jun. 18, 2004, the entire contents of which are incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to a chip stack package and, more particularly, to a wafer level chip scale package.
- 2. Description of the Related Art
- The electronic industry is continually seeking methods, techniques and designs that will result in the manufacture of electronic products that are smaller, lighter, faster, more efficient, operate at higher speeds, provide multiple functions and/or result in improved performance, at an effective cost. One of the methods that have been used for attaining such goals is improved package assembly techniques that have resulted in the development of new types of packages such as chip scale or chip size packages (CSP). The CSPs may be manufactured at chip level or at wafer level, with those manufactured at the wafer level also referred to as wafer level chip scale packages (WLCSP).
- Typically, a WLCSP will include a stack of a plurality of semiconductor chips that are interconnected by bump connections. For example, each semiconductor chip may include electrode pads formed on the active surface and through electrodes formed at or along the edges of the semiconductor chip. The through electrodes may, in turn, be connected to the electrode pads by redistribution lines. The corresponding through electrodes provided on adjacent semiconductor chips may then be electrically connected with bump connections. Although the semiconductor chips in the chip stack are physically and electrically connected, the formation of such a stack using only bump bonding tends to result in a space or void being formed between the opposing surfaces of two adjacent semiconductor chips. Such spaces may cause reduced mechanical strength and increase the likelihood of reliability faults in the chip stack package. Therefore, the space between adjacent semiconductor chips should be filled to produce a stronger, more durable chip stack package. In a conventional method for manufacturing a WLCSP, liquid adhesive and/or adhesive tape may be used to fill the space between adjacent semiconductor chips.
-
FIG. 1 is a cross-sectional view of an example of aconventional WLCSP 130. The WLCSP 130 illustrated inFIG. 1 may be manufactured by sequentially using wafer preparing, wafer stacking, wafer sawing and liquid adhesive injection processes. - A plurality of substantially identical wafers (not shown), each having a plurality of
semiconductor chips 111, may be prepared using any conventional semiconductor manufacturing process. Eachsemiconductor chip 111 is provided with a plurality of throughelectrodes 113 arranged in a peripheral region of the semiconductor chip andbumps 117 formed on at least one end surface of the through electrodes. Alternatively, instead of forming thebumps 117, the throughelectrodes 113 may be constructed so as to protrude above a surrounding surface of thesemiconductor chip 111 for providing connection between adjacent semiconductor devices. - A plurality of such wafers are then vertically stacked so that the corresponding through
electrodes 113 and/orbumps 117 ofadjacent semiconductor chips 111 are aligned and brought into contact so as to provide electrical connection between adjacent semiconductor chips. The stacked wafers are then divided into individualchip stack packages 130 and aliquid adhesive 123 may be injected into a space remaining betweenadjacent semiconductor chips 111 and cured to reduce or eliminate voids from the chip stack package. - The WLCSP in which the spaces between adjacent semiconductor chips has been filled with an adhesive may exhibit improved mechanical strength and reliability in comparison with a similarly constructed WLCSP in which the vacant spaces between the adjacent semiconductor chips have not been filled.
- However, because the
liquid adhesive 123 used to fill the spaces between theadjacent semiconductor chips 111 typically includes metallic and/or non-metallic particulate filler materials, its flow characteristics may make it difficult to fill the space(s) between adjacent semiconductor chips completely or consistently, particularly for chip stacks having relatively small chip-to-chip spacing. Thus, as illustrated inFIG. 1 , a WLCSP 130 manufactured with such aliquid adhesive 123 may still include one or more vacant spaces orvoids 135 betweenadjacent semiconductor chips 111. One proposal for addressing the problem of voids in a WLCSP is to use an adhesive tape rather than a liquid adhesive. -
FIG. 2 is a cross-sectional view of another example of aconventional WLCSP 230. The WLCSP 230 illustrated inFIG. 2 may be manufactured by sequentially using wafer preparing, adhesive tape attaching, wafer stacking and wafer sawing processes. - A plurality of substantially identical wafers (not shown), each having a plurality of
semiconductor chips 211, each having a plurality ofsemiconductor chips 111, may be prepared using any conventional semiconductor manufacturing process. Eachsemiconductor chip 211 will typically include a plurality of throughelectrodes 213 arranged in a peripheral region of the semiconductor chip. Thethrough electrodes 213 may be constructed with protruding portions (not shown) that extend above the adjacent surface of the semiconductor chip or may be provided withbumps 217 formed on at least on surface of the through electrodes. - An
adhesive tape 221 may then be attached to thesemiconductor chip 211 while still at the wafer level, theadhesive tape 221 typically having openings provided therein to avoid interfering with thebumps 217 or protruding portions (not shown) by maintaining some minimum separation distance between the adhesive tape and the connecting structures. - A plurality of such wafers are then vertically stacked so that the corresponding through
electrodes 213 andbumps 217 ofadjacent semiconductor chips 211 are aligned and brought into contact so as to provide electrical connection between adjacent semiconductor chips. The stacked and connected wafers may then be divided into individualchip stack packages 230. - A WLCSP manufactured using an adhesive tape may exhibit improved filling performance and mechanical strength in comparison with a WLCSP manufactured with a liquid adhesive. However, the adhesive tape may result in uneven pressure being applied to one or more of the semiconductor chips during a chip stacking process that may result in warpage of one, or more of the semiconductor chips. Further, as illustrated in
FIG. 2 , during the assembly process, the temperature and/or pressures applied to the chip stack may be sufficient to cause theadhesive tape composition 224 to liquefy and flow out from between the adjacent semiconductor chips and onto the lateral or side surfaces(s) of the package. - An exemplary embodiment of the present invention is directed to a chip stack package having improved mechanical strength and reliability.
- The chip stack package in accordance with an exemplary embodiment of the present invention may include a first semiconductor chip, a second semiconductor chip stacked on the first semiconductor chip, a connector for connecting the first semiconductor chip to the second semiconductor chip, and at least one adhesive formed in a space between the first semiconductor chip and the second semiconductor chip. The at least one adhesive may include a first adhesive and a second adhesive. The first adhesive may be formed in a portion of the space between the first semiconductor chip and the second semiconductor chip and be positioned in a peripheral region on which the connector is provided. The second adhesive may be formed in the space remaining between the first semiconductor chip and the second semiconductor chip except for a region in which the first adhesive is provided.
- Exemplary embodiments of the present invention will be readily understood with reference to the detailed description provided below when read in conjunction with the accompanying drawings in which similar or identical reference numerals are used to designate similar or corresponding structural elements, and in which:
-
FIG. 1 is a cross-sectional view of an example of a conventional WLCSP; -
FIG. 2 is a cross-sectional view of another example of a conventional WLCSP; -
FIG. 3A -FIG. 3F are cross-sectional views of a method for manufacturing a WLCSP in accordance with an exemplary embodiment of the present invention; and -
FIG. 4 is a cross-sectional view of a WLCSP manufactured by a method in accordance with another exemplary embodiment of the present invention. - These drawings are provided for illustrative purposes only and are not drawn to scale. The spatial relationships and relative sizing of the elements illustrated in the various embodiments may have been reduced, expanded or rearranged to improve the clarity of the figure with respect to the corresponding description. The figures, therefore, should not be interpreted as accurately reflecting the relative sizing or precise positioning of the corresponding structural elements that could be encompassed by an actual device manufactured according to the exemplary embodiments of the invention.
- The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which exemplary embodiments of the invention are illustrated. In light of this detailed description, those of ordinary skill in the art will appreciate that this invention may be embodied in many different forms and should not, therefore, be construed as limited to the particular exemplary embodiments set forth herein. Rather, these exemplary embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.
- In the description, well-known structures and conventional processes have not been described or illustrated in detail to avoid obscuring the present invention. It will be appreciated that for simplicity and clarity of illustration, some elements illustrated in the figures have not necessarily been drawn to scale. For example, the dimensions of some of the elements have been exaggerated or reduced relative to other elements for clarity.
-
FIGS. 3A-3F are cross-sectional views of a method for manufacturing a WLCSP in accordance with an exemplary embodiment of the present invention. As illustrated inFIGS. 3A-3F , the disclosed method for manufacturing a WLCSP includes the steps of providing a plurality of wafers, applying a solid adhesive to at least one of the wafers, stacking the wafers so that the solid adhesive is positioned between two adjacent wafers, sawing the stacked wafers to separate semiconductor chip stacks and applying a liquid adhesive to the semiconductor chip stacks. - As illustrated in
FIG. 3A , awafer 10 may be prepared using any appropriate semiconductor device manufacturing process. Theprepared wafer 10 will include a plurality ofsemiconductor chips 11, with each semiconductor chip including a plurality of throughelectrodes 13 formed through a peripheral region of the semiconductor chip.Conductive bumps 17 may then be formed on and electrically connected to at least one end of the throughelectrodes 13. The throughelectrodes 13 may, in turn, be electrically connected to integrated circuits provided on an interior region of the semiconductor chips 11 by conductive redistribution patterns (not shown). Alternatively, the throughelectrodes 13 may constructed so as to include a protruding portion that extends above the surrounding surface of thesemiconductor chip 11 and eliminate the need to form bumps. Theconductive bumps 17 may include solder, nickel, gold, copper, metal alloys or other materials having suitable electrical conductivity and are capable of forming conductive bonds with the material(s) used to form the through electrodes, i.e., good bondability. - Although this exemplary embodiment show the through
electrodes 13 formed through the peripheral region of thesemiconductor chip 11, the throughelectrodes 13 may be not limited in this regard. For example, the throughelectrodes 13 may be formed in a central region of thesemiconductor chip 11. - As illustrated in
FIG. 3B , a solid adhesive 21 as a second adhesive, for example an adhesive tape or sheet, is attached to or formed on a portion of a surface of the semiconductor chips 11 formed on thewafer 10. Thesolid adhesive 21 may be formed on an interior region of a surface of thesemiconductor chip 11 and be located completely within the peripheral surface region through which the throughelectrodes 13 are formed and on which thebumps 17 may be attached. Thesolid adhesive 21 will typically be sized and configured so as to maintain a minimum spacing between the solid adhesive and any protruding portions of the throughelectrodes 13 orbumps 17 and so that the solid adhesive defines the perimeter of the space or void in which the through electrodes or bumps are positioned. The space or void will also have at least one open side adjacent a side or lateral surface of the semiconductor chips to allow for the subsequent introduction of a flowable adhesive composition. - The solid adhesive 21 used in this exemplary embodiment may be a multi-layer adhesive tape that includes an
intermediate base film 21 a withadhesive layers 21 b provided on both sides of the base film to provide the desired strength and adhesive performance. It will be appreciated that other solid adhesive materials, such as a single layer tape or an alternate multi-layer adhesive tape having other or different layers to provide particular performance modifications, may be used. It will also be appreciated that the solid adhesive may be formed in place by printing or otherwise depositing an adhesive composition on designated portions of the surface of the semiconductor chips 11 and is not, therefore, limited to any particular construction of or method of forming thesolid adhesive 21. - If the through
electrodes 13 are formed in the peripheral region of thesemiconductor chip 11, thesolid adhesive 21 may be formed in a central region of thesemiconductor chip 11 or be formed in a portion of the peripheral region on which the throughelectrodes 13 are provided, including the central region. - As illustrated in
FIG. 3C , after the solid adhesive has been provided on the wafer surface, a plurality of wafers can then be aligned and vertically stacked to interconnect corresponding semiconductor chips 11 on adjacent wafers by connectingcorresponding electrodes 13 and/orbumps 17 to provide both mechanical and electrical connections between the adjacent semiconductor chips. Theadjacent semiconductor chips 11 will also be attached by the solid adhesive 21 arranged between the opposing surfaces of the semiconductor chips. Thesolid adhesive 21 may also provide some resilience that will allow for absorption or dampening of at least some of the physical or mechanical shocks to which thesemiconductor chip 11 may be subjected during manufacture including, for example, forces applied during the wafer stacking process. - As illustrated in
FIG. 3D , after the stacking operation, thestacked wafers 10 may be divided into individual chip stack packages including a plurality of vertically stackedsemiconductor devices 11. Thewafers 10 may, for example, be separated alongscribe lines 15 using a high-speedrotary diamond blade 50, a laser beam scribing apparatus or any other suitable apparatus for removing or weakening those portions of the wafers that lie between adjacent semiconductor chips so that the chip stack packages may be separated. - As illustrated in
FIG. 3E , aflowable adhesive composition 23 as a first adhesive may then be injected into the spaces remaining between theadjacent semiconductor chips 11. For example, theflowable adhesive composition 23 may be a liquid adhesive that is applied sequentially or simultaneously into the portions of the space between the semiconductor chips 11 that are exposed along the lateral or side surfaces of the semiconductor chips. When using a liquid adhesive, theflowable adhesive composition 23 may be injected into or otherwise inserted or deposited into the space. The flowable adhesive composition will typically flow into the space or void from the lateral edge of the semiconductor chip to the exterior portion of the solid adhesive 21 at least partially as the result of capillary action and, in so doing, will surround and encapsulate those portions of the throughelectrodes 13 and/or bumps 17 that are present within the space. In this manner, the spaces or voids between theadjacent semiconductor chips 11 may be completely filled with the first adhesive and the second adhesive. Theflowable adhesive composition 23 may include liquid adhesive such as an epoxy resin adhesive, an adhesive suspension or a fine powder. - After application, the
flowable adhesive composition 23 may be cured by any appropriate method including, for example, self-curing, heating or UV irradiation. The curedflowable adhesive composition 23 may become a first adhesive of the resulting package. The exemplary embodiment of the manufacturing method described above may produce a completedWLCSP 30 as illustrated inFIG. 3F . - The WLCSP manufactured by a method in accordance with the exemplary embodiment described above will tend to increase the extent to which the space formed between adjacent semiconductor chips may be filled by using a combination of a first adhesive (a flowable adhesive composition) and a second adhesive (a solid adhesive). By locating the solid adhesive on a more central portion of the surface of the semiconductor chip, both the space that the later-applied flowable adhesive composition will be filling and the strength requirements for the cured flowable adhesive composition may be reduced. Similarly, because the flowable adhesive composition will no longer need to flow to the center of the semiconductor chip, the flow channel length will be reduced accordingly. If; for example, the distance between adjacent semiconductor chips is 30 μm or less, a range of conventional liquid adhesive compositions may be used for filling the space. It is expected that in most instances the distance between adjacent semiconductor chips is will be between about 10 μm and 50 μm.
- Although this exemplary embodiment shows at least one adhesive including a solid adhesive and a flowable adhesive composition, the at least one adhesive may not be limited in this regard. For example, the at least one adhesive may be selected according to various standards, for example, TG (glass transition temperature), Young's Modulus or CTE (Coefficient of Thermal Expansion).
-
FIG. 4 is a cross-sectional view of aWLCSP 70 in accordance with another exemplary embodiment of the present invention. As illustrated inFIG. 4 , theWLCSP 70 may further include a substrate on which thelowermost semiconductor chip 11′ of a WLCSP such as that illustrated inFIG. 3F may be mounted or, alternatively, to which a WLCSP may be attached. As illustrated inFIG. 4 , in the lowest semiconductor chip 1′ the throughelectrodes 13 may be bump-bonded tocorresponding substrate pads 43. - The
lowest semiconductor chip 11′ may be attached to thesubstrate 41 using a solid adhesive 21′, which may be the same solid adhesive 21 that is used to attachadjacent semiconductor chips substrate 41 and thelowest semiconductor chip 11′ except for a region in which the solid adhesive 21′ is provided. The epoxy resin adhesive may be cured to completely fill the spaces or voids between thesubstrate 41 and thelowest semiconductor chip 11′.Connecting bumps 45 may be provided on a surface of thesubstrate 41 separated from the chip stack, typically on a surface of thesubstrate 41 opposite the surface to which the chip stack is attached, for allowing connection of the stackedsemiconductor chips WLCSP 70. - Although in this exemplary embodiment, a solid adhesive 21′ used in attaching the
lowest semiconductor chip 11′ to thesubstrate 41 is the same solid adhesive 21 that is used to attachadjacent semiconductor chips adjacent semiconductor chips - Accordingly, a method for manufacturing a WLCSP in accordance with an exemplary embodiment of the present invention may improve physical or mechanical stability and reliability during a chip stacking process at wafer level or chip level. The sufficiency of the bump connections may be inspected or otherwise tested after the chip stacking process to confirm that the connection process was at least nominally successful. Sample devices may be subjected to additional destructive and/or accelerated life testing for evaluating the yield and stability of the produced WLCSP devices.
- Although certain exemplary embodiments of the present invention have been described in detail above, it should be understood that many variations and/or modifications of the basic inventive concepts herein taught, which may appear to those skilled in the art, will still fall within the spirit and scope of the exemplary embodiments of the present invention as defined in the appended claims. For example, the present invention may be employed in a chip stack package having a stack structure that utilizes a flip chip bonding process at the chip level. Further, the present invention may be incorporated in the manufacture of semiconductor devices having a space between wafers, between semiconductor chips, and/or between a single semiconductor chip or a chip stack and a substrate.
Claims (26)
1. A chip stack package including:
a first semiconductor chip;
a second semiconductor chip stacked on the first semiconductor chip;
connector for electrically connecting the first semiconductor chip to the second semiconductor chip; and
at least one adhesive formed in a space between the first semiconductor chip and the second semiconductor chip, the at least one adhesive including a first adhesive and a second adhesive, the first adhesive being formed in a peripheral region on which the connector is provided, the second adhesive being formed in the space remaining between the first semiconductor chip and the second semiconductor chip except for a region in which the first adhesive is provided.
2. The chip stack package according to claim 1 , wherein the first semiconductor chip includes a plurality of first conductive connectors and the second semiconductor chip includes a plurality of second conductive connectors, and the first conductive connectors are electrically connected to corresponding second conductive connectors through the connector.
3. The chip stack package according to claim 2 , wherein the first conductive connectors are formed in a peripheral region of the first semiconductor chip and the second conductive connectors are formed in a peripheral region of the second semiconductor chip.
4. The chip stack package according to claim 2 , wherein the first conductive connectors are formed in a central region of the first semiconductor chip and the second conductive connectors are formed in a central region of the second semiconductor chip.
5. The chip stack package according to claim 2 , wherein the first and second conductive connectors are through electrodes.
6. The chip stack package according to claim 5 , wherein the connector is conductive protrusions formed on at least one end of the first and second conductive connectors.
7. The chip stack package according to claim 6 , wherein the conductive protrusions are conductive bumps.
8. The chip stack package according to claim 1 , wherein the first adhesive is formed by curing a flowable adhesive composition and the second adhesive is a solid adhesive.
9. The chip stack package according to claim 1 , wherein the first adhesive has the material properties different from the second adhesive.
10. The chip stack package according to claim 3 , wherein the second adhesive covers at least a central region of the first semiconductor chip.
11. The chip stack package according to claim 8 , wherein the second adhesive is a multi-layer adhesive tape.
12. The chip stack package according to claim 11 , wherein the multi-layer adhesive tape includes a core layer between an upper adhesive layer and a lower adhesive layer.
13. A chip stack package including:
a substrate having an upper surface and a lower surface;
a first semiconductor chip stacked on the upper surface of the substrate;
a second semiconductor chip stacked on the first semiconductor chip;
connector for electrically connecting the substrate to the first semiconductor chip and the first semiconductor chip to the second semiconductor chip; and
at least one adhesive formed in spaces between the substrate and the first semiconductor chip and between the first semiconductor chip and the second semiconductor chip, the at least one adhesive including a first adhesive and a second adhesive, the first adhesive being formed in a peripheral region on which the connector is provided, the second adhesive being formed in the spaces except for a region in which the first adhesive is provided.
14. The chip stack package according to claim 13 , wherein the substrate has a plurality of substrate pads, the first semiconductor chip includes a plurality of first conductive connectors and the second semiconductor chip includes a plurality of second conductive connectors, and the substrate pads are electrically connected to the first conductive connectors through the connector and the first conductive connectors are electrically connected to the second conductive connectors through the connector.
15. The chip stack package according to claim 14 , wherein the first conductive connectors are formed in a peripheral region of the first semiconductor chip and the second conductive connectors are formed in a peripheral region of the second semiconductor chip.
16. The chip stack package according to claim 14 , wherein the first conductive connectors are formed in a central region of the first semiconductor chip and the second conductive connectors are formed in a central region of the second semiconductor chip.
17. The chip stack package according to claim 14 , wherein the first and second conductive connectors are through electrodes.
18. The chip stack package according to claim 17 , wherein the connector is conductive protrusions formed on at least one end of the first and second conductive connectors.
19. The chip stack package according to claim 18 , wherein the conductive protrusions are conductive bumps.
20. The chip stack package according to claim 13 , wherein the first adhesive is formed by curing a flowable adhesive composition and the second adhesive is a solid adhesive.
21. The chip stack package according to claim 13 , wherein the second adhesive includes a substrate attaching adhesive for attaching the substrate to the first semiconductor chip and a chip attaching adhesive for attaching the second semiconductor chip to the first semiconductor chip.
22. The chip stack package according to claim 13 , wherein the first adhesive has the material properties different from the second adhesive.
23. The chip stack package according to claim 15 , wherein the second adhesive covers at least central regions of the substrate and the first semiconductor chip.
24. The chip stack package according to claim 20 , wherein the second adhesive is a multi-layer adhesive tape.
25. The chip stack package according to claim 24 , wherein the multi-layer adhesive tape includes a core layer between an upper adhesive layer and a lower adhesive layer.
26. The chip stack package according to claim 13 , further including external connection terminals formed on the lower surface of the substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/703,900 US20070200216A1 (en) | 2004-06-18 | 2006-12-19 | Chip stack package |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040045567A KR100570514B1 (en) | 2004-06-18 | 2004-06-18 | Manufacturing method for wafer level chip stack package |
KR2004-45567 | 2004-06-18 | ||
US11/038,210 US7151009B2 (en) | 2004-06-18 | 2005-01-21 | Method for manufacturing wafer level chip stack package |
US11/703,900 US20070200216A1 (en) | 2004-06-18 | 2006-12-19 | Chip stack package |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/038,210 Continuation-In-Part US7151009B2 (en) | 2004-06-18 | 2005-01-21 | Method for manufacturing wafer level chip stack package |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070200216A1 true US20070200216A1 (en) | 2007-08-30 |
Family
ID=35479800
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/038,210 Active 2025-03-24 US7151009B2 (en) | 2004-06-18 | 2005-01-21 | Method for manufacturing wafer level chip stack package |
US11/703,900 Abandoned US20070200216A1 (en) | 2004-06-18 | 2006-12-19 | Chip stack package |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/038,210 Active 2025-03-24 US7151009B2 (en) | 2004-06-18 | 2005-01-21 | Method for manufacturing wafer level chip stack package |
Country Status (2)
Country | Link |
---|---|
US (2) | US7151009B2 (en) |
KR (1) | KR100570514B1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070187827A1 (en) * | 2005-10-27 | 2007-08-16 | Jong-Ung Lee | Semiconductor package, stack package using the same package and method of fabricating the same |
US20070222050A1 (en) * | 2006-03-17 | 2007-09-27 | Seung Hyun Lee | Stack package utilizing through vias and re-distribution lines |
CN101877342A (en) * | 2009-04-28 | 2010-11-03 | 国际商业机器公司 | Circuit arrangement and method for designing |
US20110062592A1 (en) * | 2009-09-11 | 2011-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Delamination Resistance of Stacked Dies in Die Saw |
US20160079184A1 (en) * | 2014-09-17 | 2016-03-17 | Kabushiki Kaisha Toshiba | Semiconductor device |
US9418876B2 (en) | 2011-09-02 | 2016-08-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of three dimensional integrated circuit assembly |
JP2017163115A (en) * | 2016-03-11 | 2017-09-14 | 東芝メモリ株式会社 | Semiconductor device and manufacturing method of the same |
US9859181B2 (en) | 2011-09-02 | 2018-01-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Underfill dispensing in 3D IC using metrology |
WO2020094096A1 (en) * | 2018-11-07 | 2020-05-14 | 苏州晶方半导体科技股份有限公司 | Method for encapsulating ultrathin incoming material |
Families Citing this family (183)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7056810B2 (en) * | 2002-12-18 | 2006-06-06 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor apparatus, and semiconductor apparatus and electric appliance |
US8084866B2 (en) | 2003-12-10 | 2011-12-27 | Micron Technology, Inc. | Microelectronic devices and methods for filling vias in microelectronic devices |
US7091124B2 (en) | 2003-11-13 | 2006-08-15 | Micron Technology, Inc. | Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices |
US20050247894A1 (en) | 2004-05-05 | 2005-11-10 | Watkins Charles M | Systems and methods for forming apertures in microfeature workpieces |
KR100618837B1 (en) * | 2004-06-22 | 2006-09-01 | 삼성전자주식회사 | Method for forming thin wafer stack for wafer level package |
US7232754B2 (en) | 2004-06-29 | 2007-06-19 | Micron Technology, Inc. | Microelectronic devices and methods for forming interconnects in microelectronic devices |
SG120200A1 (en) | 2004-08-27 | 2006-03-28 | Micron Technology Inc | Slanted vias for electrical circuits on circuit boards and other substrates |
US7300857B2 (en) | 2004-09-02 | 2007-11-27 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
US7271482B2 (en) | 2004-12-30 | 2007-09-18 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US7795134B2 (en) | 2005-06-28 | 2010-09-14 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
US7262134B2 (en) | 2005-09-01 | 2007-08-28 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US7863187B2 (en) | 2005-09-01 | 2011-01-04 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
JP4897948B2 (en) * | 2005-09-02 | 2012-03-14 | 古河電気工業株式会社 | Semiconductor element |
JP4753725B2 (en) * | 2006-01-20 | 2011-08-24 | エルピーダメモリ株式会社 | Multilayer semiconductor device |
TWI293499B (en) * | 2006-01-25 | 2008-02-11 | Advanced Semiconductor Eng | Three dimensional package and method of making the same |
US7749899B2 (en) | 2006-06-01 | 2010-07-06 | Micron Technology, Inc. | Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces |
KR100737162B1 (en) * | 2006-08-11 | 2007-07-06 | 동부일렉트로닉스 주식회사 | Semiconductor device and fabricating method thereof |
KR100807050B1 (en) * | 2006-08-23 | 2008-02-25 | 동부일렉트로닉스 주식회사 | Semiconductor device and fabricating method thereof |
KR100790279B1 (en) * | 2006-08-23 | 2008-01-02 | 동부일렉트로닉스 주식회사 | Semiconductor device and fabricating method thereof |
US7629249B2 (en) | 2006-08-28 | 2009-12-08 | Micron Technology, Inc. | Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods |
US7902643B2 (en) | 2006-08-31 | 2011-03-08 | Micron Technology, Inc. | Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods |
US7952184B2 (en) * | 2006-08-31 | 2011-05-31 | Micron Technology, Inc. | Distributed semiconductor device methods, apparatus, and systems |
US20080088005A1 (en) * | 2006-10-16 | 2008-04-17 | Powertech Technology Inc. | SIP package with small dimension |
US7754532B2 (en) * | 2006-10-19 | 2010-07-13 | Micron Technology, Inc. | High density chip packages, methods of forming, and systems including same |
JP4312786B2 (en) * | 2006-11-02 | 2009-08-12 | Okiセミコンダクタ株式会社 | Manufacturing method of semiconductor chip |
KR100880242B1 (en) | 2007-01-16 | 2009-01-28 | 삼성전자주식회사 | Stacked Semiconductor Device Package and Method of Fabricating the Same |
KR100843718B1 (en) * | 2007-01-25 | 2008-07-04 | 삼성전자주식회사 | Semiconductor packages having immunity against void due to adhesive material and methods of forming the same |
KR100842916B1 (en) * | 2007-03-09 | 2008-07-03 | 주식회사 하이닉스반도체 | Method for fabricating stack package |
WO2008139701A1 (en) * | 2007-04-27 | 2008-11-20 | Panasonic Corporation | Electronic component mounting body and electronic component with solder bump and method for manufacturing them |
US8232183B2 (en) * | 2007-05-04 | 2012-07-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Process and apparatus for wafer-level flip-chip assembly |
US7824960B2 (en) * | 2007-05-22 | 2010-11-02 | United Test And Assembly Center Ltd. | Method of assembling a silicon stack semiconductor package |
JP2008294367A (en) * | 2007-05-28 | 2008-12-04 | Nec Electronics Corp | Semiconductor device and method for manufacturing same |
JP4937842B2 (en) | 2007-06-06 | 2012-05-23 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US8143719B2 (en) | 2007-06-07 | 2012-03-27 | United Test And Assembly Center Ltd. | Vented die and package |
KR100871381B1 (en) * | 2007-06-20 | 2008-12-02 | 주식회사 하이닉스반도체 | Through silicon via chip stack package |
KR100876890B1 (en) * | 2007-06-26 | 2009-01-07 | 주식회사 하이닉스반도체 | Semiconductor package and method of manufacturing thereof |
SG148901A1 (en) * | 2007-07-09 | 2009-01-29 | Micron Technology Inc | Packaged semiconductor assemblies and methods for manufacturing such assemblies |
SG149710A1 (en) | 2007-07-12 | 2009-02-27 | Micron Technology Inc | Interconnects for packaged semiconductor devices and methods for manufacturing such devices |
US20090051046A1 (en) * | 2007-08-24 | 2009-02-26 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method for the same |
SG150410A1 (en) | 2007-08-31 | 2009-03-30 | Micron Technology Inc | Partitioned through-layer via and associated systems and methods |
US8492263B2 (en) * | 2007-11-16 | 2013-07-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protected solder ball joints in wafer level chip-scale packaging |
US7884015B2 (en) | 2007-12-06 | 2011-02-08 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
TWI356485B (en) | 2008-02-05 | 2012-01-11 | Ind Tech Res Inst | Stacked chip structure and fabrication method ther |
US8334170B2 (en) | 2008-06-27 | 2012-12-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for stacking devices |
US7973310B2 (en) * | 2008-07-11 | 2011-07-05 | Chipmos Technologies Inc. | Semiconductor package structure and method for manufacturing the same |
US7851346B2 (en) * | 2008-07-21 | 2010-12-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonding metallurgy for three-dimensional interconnect |
US7843072B1 (en) | 2008-08-12 | 2010-11-30 | Amkor Technology, Inc. | Semiconductor package having through holes |
US8129256B2 (en) * | 2008-08-19 | 2012-03-06 | International Business Machines Corporation | 3D integrated circuit device fabrication with precisely controllable substrate removal |
US8399336B2 (en) * | 2008-08-19 | 2013-03-19 | International Business Machines Corporation | Method for fabricating a 3D integrated circuit device having lower-cost active circuitry layers stacked before higher-cost active circuitry layer |
US8298914B2 (en) | 2008-08-19 | 2012-10-30 | International Business Machines Corporation | 3D integrated circuit device fabrication using interface wafer as permanent carrier |
US8932906B2 (en) | 2008-08-19 | 2015-01-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through silicon via bonding structure |
US9524945B2 (en) | 2010-05-18 | 2016-12-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with L-shaped non-metal sidewall protection structure |
US7843052B1 (en) * | 2008-11-13 | 2010-11-30 | Amkor Technology, Inc. | Semiconductor devices and fabrication methods thereof |
US7943421B2 (en) * | 2008-12-05 | 2011-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Component stacking using pre-formed adhesive films |
US9117828B2 (en) * | 2009-03-27 | 2015-08-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of handling a thin wafer |
KR20100109241A (en) * | 2009-03-31 | 2010-10-08 | 삼성전자주식회사 | Chip stack package and fabrication method thereof |
US8004073B2 (en) * | 2009-06-17 | 2011-08-23 | Stats Chippac Ltd. | Integrated circuit packaging system with interposer and method of manufacture thereof |
US8377816B2 (en) | 2009-07-30 | 2013-02-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming electrical connections |
US8841766B2 (en) | 2009-07-30 | 2014-09-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US8324738B2 (en) | 2009-09-01 | 2012-12-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned protection layer for copper post structure |
US8659155B2 (en) | 2009-11-05 | 2014-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps |
KR101078740B1 (en) * | 2009-12-31 | 2011-11-02 | 주식회사 하이닉스반도체 | Stack package and method for fabricating the same |
US8247895B2 (en) | 2010-01-08 | 2012-08-21 | International Business Machines Corporation | 4D device process and structure |
US8299616B2 (en) * | 2010-01-29 | 2012-10-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | T-shaped post for semiconductor devices |
US8330262B2 (en) | 2010-02-02 | 2012-12-11 | International Business Machines Corporation | Processes for enhanced 3D integration and structures generated using the same |
US10297550B2 (en) | 2010-02-05 | 2019-05-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D IC architecture with interposer and interconnect structure for bonding dies |
US8610270B2 (en) * | 2010-02-09 | 2013-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and semiconductor assembly with lead-free solder |
US8803319B2 (en) | 2010-02-11 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
US8318596B2 (en) | 2010-02-11 | 2012-11-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
US8519537B2 (en) | 2010-02-26 | 2013-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D semiconductor package interposer with die cavity |
US9385095B2 (en) | 2010-02-26 | 2016-07-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D semiconductor package interposer with die cavity |
US8378480B2 (en) * | 2010-03-04 | 2013-02-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dummy wafers in 3DIC package assemblies |
US8324511B1 (en) | 2010-04-06 | 2012-12-04 | Amkor Technology, Inc. | Through via nub reveal method and structure |
US8455995B2 (en) | 2010-04-16 | 2013-06-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | TSVs with different sizes in interposers for bonding dies |
US8441124B2 (en) | 2010-04-29 | 2013-05-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US8716867B2 (en) | 2010-05-12 | 2014-05-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Forming interconnect structures using pre-ink-printed sheets |
US8674513B2 (en) | 2010-05-13 | 2014-03-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structures for substrate |
US9142533B2 (en) | 2010-05-20 | 2015-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate interconnections having different sizes |
US8901736B2 (en) | 2010-05-28 | 2014-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strength of micro-bump joints |
US9018758B2 (en) | 2010-06-02 | 2015-04-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall spacer and metal top cap |
US8426961B2 (en) | 2010-06-25 | 2013-04-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded 3D interposer structure |
US8241963B2 (en) | 2010-07-13 | 2012-08-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Recessed pillar structure |
US8581418B2 (en) | 2010-07-21 | 2013-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-die stacking using bumps with different sizes |
US8629568B2 (en) | 2010-07-30 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device cover mark |
US8440554B1 (en) | 2010-08-02 | 2013-05-14 | Amkor Technology, Inc. | Through via connected backside embedded circuit features structure and method |
US8540506B2 (en) | 2010-08-16 | 2013-09-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor molding chamber |
US8546254B2 (en) | 2010-08-19 | 2013-10-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps using patterned anodes |
US8541262B2 (en) | 2010-09-02 | 2013-09-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Die edge contacts for semiconductor devices |
US8617926B2 (en) * | 2010-09-09 | 2013-12-31 | Advanced Micro Devices, Inc. | Semiconductor chip device with polymeric filler trench |
US9343436B2 (en) | 2010-09-09 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked package and method of manufacturing the same |
US8487445B1 (en) | 2010-10-05 | 2013-07-16 | Amkor Technology, Inc. | Semiconductor device having through electrodes protruding from dielectric layer |
US8936966B2 (en) | 2012-02-08 | 2015-01-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods for semiconductor devices |
US8105875B1 (en) | 2010-10-14 | 2012-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Approach for bonding dies onto interposers |
US9064879B2 (en) | 2010-10-14 | 2015-06-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods and structures using a die attach film |
US8338945B2 (en) | 2010-10-26 | 2012-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Molded chip interposer structure and methods |
US8791501B1 (en) | 2010-12-03 | 2014-07-29 | Amkor Technology, Inc. | Integrated passive device structure and method |
US8390130B1 (en) | 2011-01-06 | 2013-03-05 | Amkor Technology, Inc. | Through via recessed reveal structure and method |
US8797057B2 (en) | 2011-02-11 | 2014-08-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Testing of semiconductor chips with microbumps |
US8610285B2 (en) | 2011-05-30 | 2013-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D IC packaging structures and methods with a metal pillar |
US8664760B2 (en) | 2011-05-30 | 2014-03-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Connector design for packaging integrated circuits |
US8501590B2 (en) | 2011-07-05 | 2013-08-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and methods for dicing interposer assembly |
US8580683B2 (en) | 2011-09-27 | 2013-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and methods for molding die on wafer interposers |
US8476770B2 (en) | 2011-07-07 | 2013-07-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and methods for forming through vias |
US8647796B2 (en) | 2011-07-27 | 2014-02-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Photoactive compound gradient photoresist |
US20130040423A1 (en) | 2011-08-10 | 2013-02-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of Multi-Chip Wafer Level Packaging |
US8754514B2 (en) | 2011-08-10 | 2014-06-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-chip wafer level package |
US8557684B2 (en) | 2011-08-23 | 2013-10-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three-dimensional integrated circuit (3DIC) formation process |
US8569086B2 (en) | 2011-08-24 | 2013-10-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of dicing semiconductor devices |
US8963334B2 (en) | 2011-08-30 | 2015-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Die-to-die gap control for semiconductor structure and method |
US9390060B2 (en) | 2011-09-02 | 2016-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods, material dispensing methods and apparatuses, and automated measurement systems |
US8531032B2 (en) | 2011-09-02 | 2013-09-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermally enhanced structure for multi-chip device |
US9530761B2 (en) | 2011-09-02 | 2016-12-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems including passive electrical components |
US9219016B2 (en) | 2011-09-28 | 2015-12-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure design for 3DIC testing |
US10475759B2 (en) | 2011-10-11 | 2019-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit structure having dies with connectors of different sizes |
US8878182B2 (en) | 2011-10-12 | 2014-11-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Probe pad design for 3DIC package yield analysis |
US8518753B2 (en) | 2011-11-15 | 2013-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Assembly method for three dimensional integrated circuit |
US8772929B2 (en) | 2011-11-16 | 2014-07-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package for three dimensional integrated circuit |
US8759118B2 (en) | 2011-11-16 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Plating process and structure |
US8629043B2 (en) | 2011-11-16 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for de-bonding carriers |
US8779599B2 (en) | 2011-11-16 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages including active dies and dummy dies and methods for forming the same |
US8552548B1 (en) | 2011-11-29 | 2013-10-08 | Amkor Technology, Inc. | Conductive pad on protruding through electrode semiconductor device |
US8779588B2 (en) | 2011-11-29 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structures for multi-chip packaging |
US8653658B2 (en) | 2011-11-30 | 2014-02-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Planarized bumps for underfill control |
US8643148B2 (en) | 2011-11-30 | 2014-02-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Chip-on-Wafer structures and methods for forming the same |
US8557631B2 (en) | 2011-12-01 | 2013-10-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interposer wafer bonding method and apparatus |
US8536573B2 (en) | 2011-12-02 | 2013-09-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Plating process and structure |
US8558229B2 (en) | 2011-12-07 | 2013-10-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passivation layer for packaged chip |
US8828848B2 (en) | 2011-12-16 | 2014-09-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Die structure and method of fabrication thereof |
US9123700B2 (en) * | 2012-01-06 | 2015-09-01 | Micron Technology, Inc. | Integrated circuit constructions having through substrate vias and methods of forming integrated circuit constructions having through substrate vias |
US8871568B2 (en) | 2012-01-06 | 2014-10-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages and method of forming the same |
US8518796B2 (en) | 2012-01-09 | 2013-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor die connection system and method |
US8691706B2 (en) | 2012-01-12 | 2014-04-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reducing substrate warpage in semiconductor processing |
US9620430B2 (en) | 2012-01-23 | 2017-04-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Sawing underfill in packaging processes |
KR101814022B1 (en) | 2012-01-27 | 2018-01-04 | 삼성전자주식회사 | Semiconductor package |
US8698308B2 (en) | 2012-01-31 | 2014-04-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structural designs to minimize package defects |
US9406500B2 (en) | 2012-02-08 | 2016-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Flux residue cleaning system and method |
US9230932B2 (en) | 2012-02-09 | 2016-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect crack arrestor structure and methods |
US8975183B2 (en) | 2012-02-10 | 2015-03-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Process for forming semiconductor structure |
US8816495B2 (en) | 2012-02-16 | 2014-08-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structures and formation methods of packages with heat sinks |
US8900922B2 (en) | 2012-02-16 | 2014-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fine-pitch package-on-package structures and methods for forming the same |
US9646942B2 (en) | 2012-02-23 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for controlling bump height variation |
US8953336B2 (en) | 2012-03-06 | 2015-02-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Surface metal wiring structure for an IC substrate |
TWI469312B (en) | 2012-03-09 | 2015-01-11 | Ind Tech Res Inst | Chip stack structure and method of fabricating the same |
US8962392B2 (en) | 2012-03-13 | 2015-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Underfill curing method using carrier |
US9006004B2 (en) | 2012-03-23 | 2015-04-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Probing chips during package formation |
US9048298B1 (en) | 2012-03-29 | 2015-06-02 | Amkor Technology, Inc. | Backside warpage control structure and fabrication method |
US9129943B1 (en) | 2012-03-29 | 2015-09-08 | Amkor Technology, Inc. | Embedded component package and fabrication method |
US8704353B2 (en) | 2012-03-30 | 2014-04-22 | Advanced Micro Devices, Inc. | Thermal management of stacked semiconductor chips with electrically non-functional interconnects |
US9034695B2 (en) | 2012-04-11 | 2015-05-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated thermal solutions for packaging integrated circuits |
US9391000B2 (en) | 2012-04-11 | 2016-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for forming silicon-based hermetic thermal solutions |
US9646923B2 (en) | 2012-04-17 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices, methods of manufacture thereof, and packaged semiconductor devices |
US9425136B2 (en) | 2012-04-17 | 2016-08-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conical-shaped or tier-shaped pillar connections |
US9299674B2 (en) | 2012-04-18 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump-on-trace interconnect |
US9515036B2 (en) | 2012-04-20 | 2016-12-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for solder connections |
US8741691B2 (en) | 2012-04-20 | 2014-06-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating three dimensional integrated circuit |
US9576830B2 (en) | 2012-05-18 | 2017-02-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for adjusting wafer warpage |
US9583365B2 (en) | 2012-05-25 | 2017-02-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming interconnects for three dimensional integrated circuit |
TWI463620B (en) | 2012-08-22 | 2014-12-01 | 矽品精密工業股份有限公司 | Method of forming package substrate |
US8970035B2 (en) | 2012-08-31 | 2015-03-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structures for semiconductor package |
US9111817B2 (en) | 2012-09-18 | 2015-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structure and method of forming same |
US10622310B2 (en) | 2012-09-26 | 2020-04-14 | Ping-Jung Yang | Method for fabricating glass substrate package |
US8628990B1 (en) | 2012-09-27 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Image device and methods of forming the same |
KR101994930B1 (en) * | 2012-11-05 | 2019-07-01 | 삼성전자주식회사 | Semiconductor Package having Integral Unit Semicondudtor Chips |
US9070644B2 (en) | 2013-03-15 | 2015-06-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging mechanisms for dies with different sizes of connectors |
US9646894B2 (en) | 2013-03-15 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging mechanisms for dies with different sizes of connectors |
US9250288B2 (en) | 2013-09-05 | 2016-02-02 | Powertech Technology Inc. | Wafer-level testing method for singulated 3D-stacked chip cubes |
US9653443B2 (en) | 2014-02-14 | 2017-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal performance structure for semiconductor packages and method of forming same |
US10056267B2 (en) | 2014-02-14 | 2018-08-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US9768090B2 (en) | 2014-02-14 | 2017-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US9935090B2 (en) | 2014-02-14 | 2018-04-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US10026671B2 (en) | 2014-02-14 | 2018-07-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US9220183B1 (en) * | 2014-07-16 | 2015-12-22 | International Business Machines Corporation | Devices employing semiconductor die having hydrophobic coatings, and related cooling methods |
KR101640076B1 (en) * | 2014-11-05 | 2016-07-15 | 앰코 테크놀로지 코리아 주식회사 | Stacked chip package and method for manufacturing the same |
US9564416B2 (en) | 2015-02-13 | 2017-02-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structures and methods of forming the same |
US9613931B2 (en) | 2015-04-30 | 2017-04-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out stacked system in package (SIP) having dummy dies and methods of making the same |
US9994741B2 (en) | 2015-12-13 | 2018-06-12 | International Business Machines Corporation | Enhanced adhesive materials and processes for 3D applications |
JP6753743B2 (en) * | 2016-09-09 | 2020-09-09 | キオクシア株式会社 | Manufacturing method of semiconductor devices |
US10622311B2 (en) | 2017-08-10 | 2020-04-14 | International Business Machines Corporation | High-density interconnecting adhesive tape |
US10319696B1 (en) * | 2018-05-10 | 2019-06-11 | Micron Technology, Inc. | Methods for fabricating 3D semiconductor device packages, resulting packages and systems incorporating such packages |
KR102530763B1 (en) * | 2018-09-21 | 2023-05-11 | 삼성전자주식회사 | Method of manufacturing semiconductor packages |
US11114308B2 (en) | 2018-09-25 | 2021-09-07 | International Business Machines Corporation | Controlling of height of high-density interconnection structure on substrate |
US11081392B2 (en) * | 2018-09-28 | 2021-08-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dicing method for stacked semiconductor devices |
KR102556518B1 (en) * | 2018-10-18 | 2023-07-18 | 에스케이하이닉스 주식회사 | Semiconductor package including supporting block supporting upper chip stack |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5140404A (en) * | 1990-10-24 | 1992-08-18 | Micron Technology, Inc. | Semiconductor device manufactured by a method for attaching a semiconductor die to a leadframe using a thermoplastic covered carrier tape |
US5864178A (en) * | 1995-01-12 | 1999-01-26 | Kabushiki Kaisha Toshiba | Semiconductor device with improved encapsulating resin |
US6072243A (en) * | 1996-11-26 | 2000-06-06 | Sharp Kabushiki Kaisha | Semiconductor integrated circuit device capable of surely electrically insulating two semiconductor chips from each other and fabricating method thereof |
US6100597A (en) * | 1996-11-15 | 2000-08-08 | Nec Corporation | Semiconductor device and method for manufacturing the same |
US6472758B1 (en) * | 2000-07-20 | 2002-10-29 | Amkor Technology, Inc. | Semiconductor package including stacked semiconductor dies and bond wires |
US6534874B1 (en) * | 1999-11-02 | 2003-03-18 | Matsushita Electronics Corporation | Semiconductor device and method of producing the same |
US20030062620A1 (en) * | 2001-09-28 | 2003-04-03 | Kazutaka Shibata | Semiconductor device |
US20030127722A1 (en) * | 2000-12-26 | 2003-07-10 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
US20040051168A1 (en) * | 2002-06-25 | 2004-03-18 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for manufacturing the same |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6130116A (en) * | 1996-12-13 | 2000-10-10 | Tessera, Inc. | Method of encapsulating a microelectronic assembly utilizing a barrier |
KR100639556B1 (en) | 2000-01-06 | 2006-10-31 | 삼성전자주식회사 | Chip scale stack package and manufacturing method thereof |
US6577013B1 (en) | 2000-09-05 | 2003-06-10 | Amkor Technology, Inc. | Chip size semiconductor packages with stacked dies |
US6340846B1 (en) * | 2000-12-06 | 2002-01-22 | Amkor Technology, Inc. | Making semiconductor packages with stacked dies and reinforced wire bonds |
US6939789B2 (en) * | 2002-05-13 | 2005-09-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of wafer level chip scale packaging |
-
2004
- 2004-06-18 KR KR1020040045567A patent/KR100570514B1/en active IP Right Grant
-
2005
- 2005-01-21 US US11/038,210 patent/US7151009B2/en active Active
-
2006
- 2006-12-19 US US11/703,900 patent/US20070200216A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5140404A (en) * | 1990-10-24 | 1992-08-18 | Micron Technology, Inc. | Semiconductor device manufactured by a method for attaching a semiconductor die to a leadframe using a thermoplastic covered carrier tape |
US5864178A (en) * | 1995-01-12 | 1999-01-26 | Kabushiki Kaisha Toshiba | Semiconductor device with improved encapsulating resin |
US6100597A (en) * | 1996-11-15 | 2000-08-08 | Nec Corporation | Semiconductor device and method for manufacturing the same |
US6072243A (en) * | 1996-11-26 | 2000-06-06 | Sharp Kabushiki Kaisha | Semiconductor integrated circuit device capable of surely electrically insulating two semiconductor chips from each other and fabricating method thereof |
US6534874B1 (en) * | 1999-11-02 | 2003-03-18 | Matsushita Electronics Corporation | Semiconductor device and method of producing the same |
US6472758B1 (en) * | 2000-07-20 | 2002-10-29 | Amkor Technology, Inc. | Semiconductor package including stacked semiconductor dies and bond wires |
US20030127722A1 (en) * | 2000-12-26 | 2003-07-10 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
US20030062620A1 (en) * | 2001-09-28 | 2003-04-03 | Kazutaka Shibata | Semiconductor device |
US20040051168A1 (en) * | 2002-06-25 | 2004-03-18 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for manufacturing the same |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070187827A1 (en) * | 2005-10-27 | 2007-08-16 | Jong-Ung Lee | Semiconductor package, stack package using the same package and method of fabricating the same |
US20070222050A1 (en) * | 2006-03-17 | 2007-09-27 | Seung Hyun Lee | Stack package utilizing through vias and re-distribution lines |
US7598617B2 (en) * | 2006-03-17 | 2009-10-06 | Hynix Semiconductor Inc. | Stack package utilizing through vias and re-distribution lines |
CN101877342A (en) * | 2009-04-28 | 2010-11-03 | 国际商业机器公司 | Circuit arrangement and method for designing |
US9495498B2 (en) | 2009-04-28 | 2016-11-15 | Globalfoundries Inc. | Universal inter-layer interconnect for multi-layer semiconductor stacks |
US20110062592A1 (en) * | 2009-09-11 | 2011-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Delamination Resistance of Stacked Dies in Die Saw |
US8803332B2 (en) * | 2009-09-11 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Delamination resistance of stacked dies in die saw |
US9859181B2 (en) | 2011-09-02 | 2018-01-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Underfill dispensing in 3D IC using metrology |
US9418876B2 (en) | 2011-09-02 | 2016-08-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of three dimensional integrated circuit assembly |
US20160079184A1 (en) * | 2014-09-17 | 2016-03-17 | Kabushiki Kaisha Toshiba | Semiconductor device |
US20160365336A1 (en) * | 2014-09-17 | 2016-12-15 | Kabushiki Kaisha Toshiba | Semiconductor device including protective film over a substrate |
US9972600B2 (en) * | 2014-09-17 | 2018-05-15 | Toshiba Memory Corporation | Semiconductor device including protective film over a substrate |
US10096574B2 (en) * | 2014-09-17 | 2018-10-09 | Toshiba Memory Corporation | Semiconductor device including protective film over a substrate |
JP2017163115A (en) * | 2016-03-11 | 2017-09-14 | 東芝メモリ株式会社 | Semiconductor device and manufacturing method of the same |
WO2020094096A1 (en) * | 2018-11-07 | 2020-05-14 | 苏州晶方半导体科技股份有限公司 | Method for encapsulating ultrathin incoming material |
Also Published As
Publication number | Publication date |
---|---|
US20050280160A1 (en) | 2005-12-22 |
KR100570514B1 (en) | 2006-04-13 |
KR20050120280A (en) | 2005-12-22 |
US7151009B2 (en) | 2006-12-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7151009B2 (en) | Method for manufacturing wafer level chip stack package | |
US8008771B2 (en) | Semiconductor chip package, electronic device including the semiconductor chip package and methods of fabricating the electronic device | |
JP4610616B2 (en) | Method and apparatus for providing a die stack device | |
US8492890B2 (en) | Semiconductor device and method for manufacturing thereof | |
JP4772844B2 (en) | Wafer level package and manufacturing method thereof | |
JP3648277B2 (en) | Semiconductor device | |
JP4575205B2 (en) | LAMINATED STRUCTURE FORMATION METHOD AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD USING THE METHOD | |
US9698072B2 (en) | Low-stress dual underfill packaging | |
US20080017968A1 (en) | Stack type semiconductor package and method of fabricating the same | |
US20110198722A1 (en) | Semiconductor package through-electrode suitable for a stacked semiconductor package and semiconductor package having the same | |
US6724090B2 (en) | Multi-chip package and method for manufacturing the same | |
US9711377B2 (en) | Method of manufacturing semiconductor device | |
US11791282B2 (en) | Semiconductor package including part of underfill on portion of a molding material surrounding sides of logic chip and memory stack on interposer and method for manufacturing the same | |
US7498199B2 (en) | Method for fabricating semiconductor package | |
US11694996B2 (en) | Semiconductor package including a pad contacting a via | |
US7858520B2 (en) | Semiconductor package with improved size, reliability, warpage prevention, and heat dissipation and method for manufacturing the same | |
CN111403368B (en) | Semiconductor package | |
CN113555336A (en) | Package structure and method for manufacturing the same | |
US7663254B2 (en) | Semiconductor apparatus and method of manufacturing the same | |
CN114220775A (en) | Semiconductor device package and method of forming a semiconductor device package | |
US20130277828A1 (en) | Methods and Apparatus for bump-on-trace Chip Packaging | |
US20170025386A1 (en) | Semiconductor device | |
US20070102816A1 (en) | Board structure, a ball grid array (BGA) package and method thereof, and a solder ball and method thereof | |
TW202243151A (en) | Structure and formation method of chip package with protective lid | |
CN111755344B (en) | Package structure and method for forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, SOON-BUM;KIM, UNG-KWANG;LEE, KANG-WOOK;AND OTHERS;REEL/FRAME:019266/0649 Effective date: 20070124 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |