US20070187803A1 - Plasma Enhanced Deposited, Fully Oxidized PSG Film - Google Patents
Plasma Enhanced Deposited, Fully Oxidized PSG Film Download PDFInfo
- Publication number
- US20070187803A1 US20070187803A1 US11/740,038 US74003807A US2007187803A1 US 20070187803 A1 US20070187803 A1 US 20070187803A1 US 74003807 A US74003807 A US 74003807A US 2007187803 A1 US2007187803 A1 US 2007187803A1
- Authority
- US
- United States
- Prior art keywords
- oxide film
- plasma enhanced
- sccm
- substrate
- fully oxidized
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 claims abstract description 10
- 238000002329 infrared spectrum Methods 0.000 claims abstract description 5
- 238000002835 absorbance Methods 0.000 claims abstract description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 8
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 8
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims 2
- 229910052698 phosphorus Inorganic materials 0.000 claims 2
- 239000011574 phosphorus Substances 0.000 claims 2
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 abstract description 10
- 238000000034 method Methods 0.000 abstract description 10
- 229910002808 Si–O–Si Inorganic materials 0.000 abstract description 9
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 abstract description 5
- 230000009977 dual effect Effects 0.000 abstract description 5
- 229910000073 phosphorus hydride Inorganic materials 0.000 abstract description 5
- 229910000077 silane Inorganic materials 0.000 abstract description 4
- 239000002019 doping agent Substances 0.000 abstract description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 7
- 239000007789 gas Substances 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 230000008021 deposition Effects 0.000 description 4
- 230000001965 increasing effect Effects 0.000 description 3
- 230000014759 maintenance of location Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910018557 Si O Inorganic materials 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000001010 compromised effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 230000007420 reactivation Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Inorganic materials [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/02129—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being boron or phosphorus doped silicon oxides, e.g. BPSG, BSG or PSG
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/40—Oxides
- C23C16/401—Oxides containing silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31625—Deposition of boron or phosphorus doped silicon oxide, e.g. BSG, PSG, BPSG
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
Definitions
- the present disclosure relates generally to an integrated circuit having oxide films and, more specifically, to a plasma enhanced deposited oxide film.
- CVD chemical vapor deposition
- PECVD plasma enhanced chemical vapor deposition
- TO thermal oxidation
- oxide films have retained more charge than thermal oxidized films because the film includes dangling atoms, which are not fully bonded to each other (namely, incomplete reacted species).
- the present disclosure has found that a modification of the PECVD process has substantially decreased the charge retention of the oxide and has improved the Si—O—Si bonding within the oxide so as to be more fully oxidized. This more fully oxidized bonding is reflected by an increase in the Si—O—Si bond peak wavelength in the IR spectrum. It is also capable of increased levels of doping, which have improved re-flow characteristics, as well as other characteristics.
- the present method of forming a plasma enhanced deposited oxide film on a substrate includes introducing into a chamber containing the substrate silane gas and a dopant gas such as phosphine.
- the chamber is pressurized and energy is applied to create a plasma.
- the energy may be a dual frequency energy.
- the gas rates and pressure are selected to produce a plasma enhanced deposited oxide film on a substrate having a Si—O ⁇ Si bond peak absorbance in the IR spectrum of at least 1092 cm ⁇ 1 .
- the oxide film uniformity has a standard deviation of 0.7% maximum.
- FIG. 1 is a diagram of an apparatus for carrying out the present method and the resulting integrated circuit.
- a device or chamber 10 has multiple gas inlets 12 and 14 .
- the plasma enhancement elements or energy source are schematically shown at 16 .
- the chamber and the process is conducted to produce an oxide film 22 on a substrate 20 .
- An example of the system 10 may be a Novellus Concept 1 PECVD device. Since the device is well known, all other elements have been excluded, including the details of the plasma enhancing portion 16 .
- the dual frequency percentages have been changed with an increase of the percentage of high frequency power compared to low frequency power.
- the dual frequency also makes the film compressive.
- the deposition may be performed without the dual frequency if the compressive characteristics are not desired.
- the film of the present disclosure more closely resembles that of a thermal oxide film.
- the silane flow is 180 sccm, 650 sccm for 3% phosphine, 9,500 sccm for N 2 O and 4,000 sccm for N 2 .
- the pressure was 2.8 torrs.
- the deposition occurs at temperatures of 400° C.
- the increase of the Si—O—Si peak wavelength to 1096 cm ⁇ 1 is substantial since 1096 cm ⁇ 1 is the highest thermal oxide peak absorbance.
- the increase in the Si—O—Si peak wavelength indicates nearly complete oxidation of the Si—O—Si bonding in the current PECVD film.
- PECVD films have not even been able to reach this value, due to incomplete reaction of the reactant gases.
- the standard deviation of film uniformity of the oxide in the experiments have been between 0.4% and 0.7%.
- the stress of the film is compressive at ⁇ 1.44E8 dyne/cm 2 .
- the deposition rate was not compromised in the present process and remains at about 3,800 angstroms per minute.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Plasma & Fusion (AREA)
- Formation Of Insulating Films (AREA)
- Chemical Vapour Deposition (AREA)
Abstract
A method of forming a plasma enhanced deposited oxide film on a substrate includes introducing into a chamber containing the substrate silane gas and a dopant gas such as phosphine. The chamber is pressurized and energy is applied to create a plasma. The energy may be a dual frequency energy. The gas rates and pressure are selected to produce a plasma enhanced deposited oxide film on a substrate having a Si—O—Si bond peak absorbance in the IR spectrum of at least 1092 cm−1.
Description
- This application claims the benefit of U.S. patent application Ser. No. 10/953,573 filed Sep. 30, 2004 and Provisional Patent Application Ser. No. 60/583,844 filed on Jun. 30, 2004, which are incorporated herein by reference.
- The present disclosure relates generally to an integrated circuit having oxide films and, more specifically, to a plasma enhanced deposited oxide film.
- One method of deposition is chemical vapor deposition (CVD), which includes plasma enhanced chemical vapor deposition (PECVD). The other method is thermal oxidation (TO). Various devices in an integrated circuit may be affected by the charge retention in the oxide film. Specifically, in metal oxide silicon transistors, once the biasing of the device is removed, the oxide may retain various levels of charge. This would affect the turn off and/or reactivation of the device. Historically, CVD oxide films have retained more charge than thermal oxidized films because the film includes dangling atoms, which are not fully bonded to each other (namely, incomplete reacted species).
- This problem is addressed in the article “Development of a Fully Oxidized PECVD PSG Film,” Semiconductor International, p. 105 (August 2000). The suggested solution is to increase the N2O:SiH4 ratio and process pressure and using only high frequency RF power. The Si—O—Si bond peak wavelength in the infrared (IR) spectrum was 1091 cm−1 for the CVD oxide film compared to 1095 cm−1 for the TO oxide film.
- The present disclosure has found that a modification of the PECVD process has substantially decreased the charge retention of the oxide and has improved the Si—O—Si bonding within the oxide so as to be more fully oxidized. This more fully oxidized bonding is reflected by an increase in the Si—O—Si bond peak wavelength in the IR spectrum. It is also capable of increased levels of doping, which have improved re-flow characteristics, as well as other characteristics.
- The present method of forming a plasma enhanced deposited oxide film on a substrate includes introducing into a chamber containing the substrate silane gas and a dopant gas such as phosphine. The chamber is pressurized and energy is applied to create a plasma. The energy may be a dual frequency energy. The gas rates and pressure are selected to produce a plasma enhanced deposited oxide film on a substrate having a Si—O≦Si bond peak absorbance in the IR spectrum of at least 1092 cm−1. The oxide film uniformity has a standard deviation of 0.7% maximum.
- These and other aspects of the present disclosure will become apparent from the following detailed description of the disclosure, when considered in conjunction with accompanying drawings.
-
FIG. 1 is a diagram of an apparatus for carrying out the present method and the resulting integrated circuit. - A device or
chamber 10 hasmultiple gas inlets oxide film 22 on asubstrate 20. - An example of the
system 10 may be a Novellus Concept 1 PECVD device. Since the device is well known, all other elements have been excluded, including the details of theplasma enhancing portion 16. - The following Table 1 shows the parameters of the current recipe and three examples of the new recipe wherein the flow rate of 9,500 sccm for N2O and 4,000 sccm for N2 are the same for all recipes:
TABLE 1 PREVIOUS CURRENT NEW NEW NEW PARAMETER RECIPE RECIPE RECIPE A RECIPE B RECIPE C Silane Flow 200 sccm 180 sccm 200 sccm 180 sccm 180 sccm Phosphine Flow 540 sccm 540 sccm 670 sccm 650 sccm 680 sccm HF Power 40% 40% 60% 60% 60% LF Power 60% 60% 40% 40% 40% Pressure 2.6 T 2.6 T 3 T 2.8 T 2.8 T Peak Wavelength ˜1086 cm−1 ˜1089 cm−1 ˜1092 cm−1 1096.4 cm−1 1092.3 cm−1 - A review of Table 1 will indicate that decreasing the silane flow or maintaining the same while substantially increasing the dopant or phosphine flow and increasing the pressure is provided by the present method. This causes an increase in the Si—O—Si bond peak wavelength in the IR spectrum, which is reflective of more complete and fully oxidized bonding within the silicon oxide film. The phosphorous content in the oxide may be in the range of 6% to 8%. This is an example for a silicon oxide formed on a silicon substrate. The more fully oxidized and completely reacted Si—O—Si bonding reduces the charge retention of the silicon oxide. This leads to improved performance of the integrated circuit devices. The resulting standard deviation of film uniformity of the oxide is generally in the range of 0.4% to 0.7%.
- The dual frequency percentages have been changed with an increase of the percentage of high frequency power compared to low frequency power. The dual frequency also makes the film compressive. The deposition may be performed without the dual frequency if the compressive characteristics are not desired. The film of the present disclosure more closely resembles that of a thermal oxide film.
- A detailed explanation of all of the gas flows for one example may be as follows: The silane flow is 180 sccm, 650 sccm for 3% phosphine, 9,500 sccm for N2O and 4,000 sccm for N2. The pressure was 2.8 torrs. The deposition occurs at temperatures of 400° C.
- The increase of the Si—O—Si peak wavelength to 1096 cm−1 is substantial since 1096 cm−1 is the highest thermal oxide peak absorbance. The increase in the Si—O—Si peak wavelength indicates nearly complete oxidation of the Si—O—Si bonding in the current PECVD film. In general, PECVD films have not even been able to reach this value, due to incomplete reaction of the reactant gases. As previously discussed, the standard deviation of film uniformity of the oxide in the experiments have been between 0.4% and 0.7%. It should also be noted that the stress of the film is compressive at −1.44E8 dyne/cm2. The deposition rate was not compromised in the present process and remains at about 3,800 angstroms per minute.
- Although the present disclosure has been described and illustrated in detail, it is to be clearly understood that this is done by way of illustration and example only and is not to be taken by way of limitation. The scope of the present disclosure is to be limited only by the terms of the appended claims.
Claims (4)
1. An integrated circuit comprising:
a substrate;
a plasma enhanced deposited silicon oxide film on the substrate; and
the silicon oxide film having a peak absorbance in the IR spectrum of at least 1092 cm−1.
2. The integrated circuit of claim 1 , wherein the silicon oxide film uniformity has a standard deviation of 0.7% maximum.
3. The integrated circuit of claim 2 , wherein the silicon oxide film has a phosphorus content in the range of 6% to 8%.
4. The integrated circuit of claim 1 , wherein the silicon oxide film has a phosphorus content in the range of 6% to 8%.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/740,038 US20070187803A1 (en) | 2004-06-30 | 2007-04-25 | Plasma Enhanced Deposited, Fully Oxidized PSG Film |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US58384404P | 2004-06-30 | 2004-06-30 | |
US10/953,573 US7223706B2 (en) | 2004-06-30 | 2004-09-30 | Method for forming plasma enhanced deposited, fully oxidized PSG film |
US11/740,038 US20070187803A1 (en) | 2004-06-30 | 2007-04-25 | Plasma Enhanced Deposited, Fully Oxidized PSG Film |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/953,573 Division US7223706B2 (en) | 2004-06-30 | 2004-09-30 | Method for forming plasma enhanced deposited, fully oxidized PSG film |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070187803A1 true US20070187803A1 (en) | 2007-08-16 |
Family
ID=35513022
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/953,573 Expired - Fee Related US7223706B2 (en) | 2004-06-30 | 2004-09-30 | Method for forming plasma enhanced deposited, fully oxidized PSG film |
US11/740,038 Abandoned US20070187803A1 (en) | 2004-06-30 | 2007-04-25 | Plasma Enhanced Deposited, Fully Oxidized PSG Film |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/953,573 Expired - Fee Related US7223706B2 (en) | 2004-06-30 | 2004-09-30 | Method for forming plasma enhanced deposited, fully oxidized PSG film |
Country Status (1)
Country | Link |
---|---|
US (2) | US7223706B2 (en) |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4327965A (en) * | 1979-10-29 | 1982-05-04 | International Standard Electric Corporation | Single mode fibre and method of manufacture |
US4376672A (en) * | 1981-10-26 | 1983-03-15 | Applied Materials, Inc. | Materials and methods for plasma etching of oxides and nitrides of silicon |
US4394401A (en) * | 1980-08-08 | 1983-07-19 | Fujitsu Limited | Method of plasma enhanced chemical vapor deposition of phosphosilicate glass film |
US4474831A (en) * | 1982-08-27 | 1984-10-02 | Varian Associates, Inc. | Method for reflow of phosphosilicate glass |
US4985373A (en) * | 1982-04-23 | 1991-01-15 | At&T Bell Laboratories | Multiple insulating layer for two-level interconnected metallization in semiconductor integrated circuit structures |
US5231057A (en) * | 1990-08-20 | 1993-07-27 | Fujitsu Limited | Method of depositing insulating layer on underlying layer using plasma-assisted cvd process using pulse-modulated plasma |
US5851842A (en) * | 1996-05-16 | 1998-12-22 | Kabushiki Kaisha Toshiba | Measurement system and measurement method |
US6013584A (en) * | 1997-02-19 | 2000-01-11 | Applied Materials, Inc. | Methods and apparatus for forming HDP-CVD PSG film used for advanced pre-metal dielectric layer applications |
US6246105B1 (en) * | 1997-11-05 | 2001-06-12 | Seiko Epson Corporation | Semiconductor device and manufacturing process thereof |
US6268297B1 (en) * | 1997-11-26 | 2001-07-31 | Texas Instruments Incorporated | Self-planarizing low-temperature doped-silicate-glass process capable of gap-filling narrow spaces |
US20040092046A1 (en) * | 2002-11-06 | 2004-05-13 | Kim Tae-Kyoung | Method of measuring a concentration of a material and method of measuring a concentration of a dopant of a semiconductor device |
US20040119145A1 (en) * | 2001-09-13 | 2004-06-24 | Tech Semiconducor Singapore Pte. Ltd. | Method for depositing a very high phosphorus doped silicon oxide film |
US7001854B1 (en) * | 2001-08-03 | 2006-02-21 | Novellus Systems, Inc. | Hydrogen-based phosphosilicate glass process for gap fill of high aspect ratio structures |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6042901A (en) * | 1996-02-20 | 2000-03-28 | Lam Research Corporation | Method for depositing fluorine doped silicon dioxide films |
US6303518B1 (en) * | 1999-09-30 | 2001-10-16 | Novellus Systems, Inc. | Methods to improve chemical vapor deposited fluorosilicate glass (FSG) film adhesion to metal barrier or etch stop/diffusion barrier layers |
US7080528B2 (en) * | 2002-10-23 | 2006-07-25 | Applied Materials, Inc. | Method of forming a phosphorus doped optical core using a PECVD process |
-
2004
- 2004-09-30 US US10/953,573 patent/US7223706B2/en not_active Expired - Fee Related
-
2007
- 2007-04-25 US US11/740,038 patent/US20070187803A1/en not_active Abandoned
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4327965A (en) * | 1979-10-29 | 1982-05-04 | International Standard Electric Corporation | Single mode fibre and method of manufacture |
US4394401A (en) * | 1980-08-08 | 1983-07-19 | Fujitsu Limited | Method of plasma enhanced chemical vapor deposition of phosphosilicate glass film |
US4376672A (en) * | 1981-10-26 | 1983-03-15 | Applied Materials, Inc. | Materials and methods for plasma etching of oxides and nitrides of silicon |
US4985373A (en) * | 1982-04-23 | 1991-01-15 | At&T Bell Laboratories | Multiple insulating layer for two-level interconnected metallization in semiconductor integrated circuit structures |
US4474831A (en) * | 1982-08-27 | 1984-10-02 | Varian Associates, Inc. | Method for reflow of phosphosilicate glass |
US5231057A (en) * | 1990-08-20 | 1993-07-27 | Fujitsu Limited | Method of depositing insulating layer on underlying layer using plasma-assisted cvd process using pulse-modulated plasma |
US5851842A (en) * | 1996-05-16 | 1998-12-22 | Kabushiki Kaisha Toshiba | Measurement system and measurement method |
US6013584A (en) * | 1997-02-19 | 2000-01-11 | Applied Materials, Inc. | Methods and apparatus for forming HDP-CVD PSG film used for advanced pre-metal dielectric layer applications |
US6246105B1 (en) * | 1997-11-05 | 2001-06-12 | Seiko Epson Corporation | Semiconductor device and manufacturing process thereof |
US6268297B1 (en) * | 1997-11-26 | 2001-07-31 | Texas Instruments Incorporated | Self-planarizing low-temperature doped-silicate-glass process capable of gap-filling narrow spaces |
US7001854B1 (en) * | 2001-08-03 | 2006-02-21 | Novellus Systems, Inc. | Hydrogen-based phosphosilicate glass process for gap fill of high aspect ratio structures |
US20040119145A1 (en) * | 2001-09-13 | 2004-06-24 | Tech Semiconducor Singapore Pte. Ltd. | Method for depositing a very high phosphorus doped silicon oxide film |
US20040092046A1 (en) * | 2002-11-06 | 2004-05-13 | Kim Tae-Kyoung | Method of measuring a concentration of a material and method of measuring a concentration of a dopant of a semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US20060001127A1 (en) | 2006-01-05 |
US7223706B2 (en) | 2007-05-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11152248B2 (en) | Cyclic flowable deposition and high-density plasma treatment processes for high quality gap fill solutions | |
KR101244832B1 (en) | Tensile and compressive stressed materials for semiconductors | |
US6500772B2 (en) | Methods and materials for depositing films on semiconductor substrates | |
EP0572704B1 (en) | Method for manufacturing a semiconductor device including method of reforming an insulating film formed by low temperature CVD | |
US6313035B1 (en) | Chemical vapor deposition using organometallic precursors | |
US7582555B1 (en) | CVD flowable gap fill | |
CN100561708C (en) | Make the integration process of stressed transistor structure | |
US7727828B2 (en) | Method for fabricating a gate dielectric of a field effect transistor | |
US20080014759A1 (en) | Method for fabricating a gate dielectric layer utilized in a gate structure | |
US6345589B1 (en) | Method and apparatus for forming a borophosphosilicate film | |
EP0605980A2 (en) | Method for depositing silicon nitride and silicon oxynitride films | |
CN102110635B (en) | Method for reducing plasma induced damage in HDP CVD (high-density plasma chemical vapor deposition) process | |
US7223706B2 (en) | Method for forming plasma enhanced deposited, fully oxidized PSG film | |
US6221793B1 (en) | Process for forming PECVD undoped oxide with a super low deposition rate on a single state deposition | |
US6232234B1 (en) | Method of reducing in film particle number in semiconductor manufacture | |
JP7057041B1 (en) | Method of forming silicon nitride film | |
JP3225694B2 (en) | Method for forming silicon nitride film and CVD apparatus | |
US6429149B1 (en) | Low temperature LPCVD PSG/BPSG process | |
Alonso et al. | Effect of the predecomposition of SiF4 on the properties of silicon dioxide deposited at low temperatures using SiF4/SiH4/N2O in a double‐plasma process | |
JPH03276723A (en) | Insulating thin film and its forming method | |
JPH02187030A (en) | Formation of protective film on semiconductor device | |
Neumayer | PECVD: Silicon Nitride | |
KR100451507B1 (en) | Method for manufacturing semiconductor device | |
Neumayer | Plasma-Enhanced Chemical Vapor Deposition (PECVD): Silicon Nitride Films | |
KR980011672A (en) | Semiconductor device manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |