US20070164351A1 - Semiconductor device and method for manufacturing the same - Google Patents

Semiconductor device and method for manufacturing the same Download PDF

Info

Publication number
US20070164351A1
US20070164351A1 US11/561,580 US56158006A US2007164351A1 US 20070164351 A1 US20070164351 A1 US 20070164351A1 US 56158006 A US56158006 A US 56158006A US 2007164351 A1 US2007164351 A1 US 2007164351A1
Authority
US
United States
Prior art keywords
semiconductor device
layer
conductivity type
conductive layer
insulating film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/561,580
Inventor
Takeshi Hamamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Assigned to KABUSHIKI KAISHA TOSHIBA reassignment KABUSHIKI KAISHA TOSHIBA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HAMAMOTO, TAKESHI
Publication of US20070164351A1 publication Critical patent/US20070164351A1/en
Priority to US12/541,449 priority Critical patent/US7952162B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7841Field effect transistors with field effect produced by an insulated gate with floating body, e.g. programmable transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/20DRAM devices comprising floating-body transistors, e.g. floating-body cells

Definitions

  • This invention relates to a semiconductor device and method for manufacturing it, for example to a semiconductor memory device including capacitorless DRAM memory cells and a method for manufacturing it.
  • a conventional DRAM memory cell of a DRAM includes a capacitor for storing signal charges and a switching transistor (for example, a MOSFET or other FETs) Capacitance of the capacitor required to store signal charges is generally about 30 fF. It is necessary to keep this capacitance of the capacitor of about 30 fF for a DRAM to maintain stable operation, even if the reduced design rule for the DRAM is adopted due to improvement in a degree of cell integration. Therefore, the DRAM memory cell of a conventional DRAM generally have required process improvement for miniaturizing a capacitor, such as thinning an insulating film for a capacitor of stack type or trench type.
  • a capacitorless DRAM has been proposed.
  • a transistor for example, a MOSFET or other FETs
  • a capacitor is not required. Therefore, the DRAM memory cell of the capacitorless DRAM may have less possibility to hinder improvement in a degree of cell integration.
  • the field of applications of capacitorless DRAM memory cells includes, for example an embedded device with both a logic device and memory device embedded. It is advantageously possible to realize a large-scale embedded device by adopting capacitorless DRAM memory cells while reducing the number of processes for manufacturing memory cells.
  • the capacitorless DRAM memory cell has two types of a memory cell, one formed on an SOI substrate and the other formed on a bulk substrate such as a bulk silicon substrate.
  • the memory cell on the SOI substrate is disclosed in Japanese Patent Laid-Open No. 2002-246571, and the memory cell on the bulk substrate such as the bulk silicon substrate is disclosed in “Symposium on VLSI Technology Digest of Technology Paper” by R. Ranica, et al., 2004.
  • a typical example of the memory cell on a bulk silicon substrate will be described.
  • a gate electrode and a gate oxide film which constitute a MOSFET.
  • a p-type well (Pwell) under the MOSFET and an n-type well (Nwell) under the Pwell.
  • the Pwell stores holes which are signal charges.
  • the phenomenon that the threshold voltage of a MOSFET varies depending on whether holes exist or not may be used to realize a memory cell.
  • the Pwell includes the Nwell underneath and STIs on sides thereof, since it is necessary, for each MOSFET (each memory cell) to be isolated from neighboring MOSFETs, that Pwell be isolated for each MOSFET (each memory cell).
  • Cgate is the capacitance between the gate electrode and the Pwell
  • Cpn is the capacitance between the Pwell and Nwell.
  • the amount of the signal 6 Vth represents difference between the threshold voltage of the MOSFET in the case of existence of holes and that in the case of nonexistence.
  • the capacitance Cpn between the Pwell and Nwell corresponds to depletion layer capacitance of p-n junction formed by the Pwell and Nwell.
  • the expression (1) above may be transformed to the expression (2) which specifies an amount of the signal of a memory cell on an SOI substrate 6 Vth by substituting the capacitance Cpn between the Pwell and Nwell by capacitance Csoi between the upper portion and lower portion of an SOI insulating film.
  • an increase in the capacitance Csoi may increase 6 Vth, the amount of the signal of the memory cell on the SOI substrate, and an increase in the capacitance Cpn may increase 6 Vth, the amount of the signal of the memory cell on the bulk substrate.
  • the capacitance Csoi due to a BOX oxide film (an SOI insulating film) of a thickness of, for example about 25 nm may allow the optimal amount of the signal ⁇ Vth to be obtained.
  • An embodiment of the present invention is a semiconductor device including, for example, a substrate; isolation layers, each of which is formed in a trench formed on the substrate and has an insulating film and a conductive layer; a semiconductor layer of a first conductivity type for storing signal charges, formed between the isolation layers and isolated from the conductive layers by the insulating films; a semiconductor layer of a second conductivity type, formed under the semiconductor layer of the first conductivity type; and a transistor having a gate insulator film formed on the semiconductor layer of the first conductivity type and a gate electrode formed on the gate insulator film.
  • An embodiment of the present invention is a method for manufacturing a semiconductor device including, for example, forming trenches for isolation, on a substrate; forming isolation layers, each of which has an insulating film and a conductive layer, in the trenches; forming a semiconductor layer of a first conductivity type for storing signal charges between the isolation layers so that the semiconductor layer of the first conductivity type is isolated from the conductive layers by the insulating films; forming a semiconductor layer of a second conductivity type under the semiconductor layer of the first conductivity type; and forming a transistor having a gate insulator film formed on the semiconductor layer of the first conductivity type and a gate electrode formed on the gate insulator film.
  • FIG. 1 is a side cross-sectional view of a semiconductor memory device according to a first embodiment of the present invention
  • FIG. 2 is a side cross-sectional view of a semiconductor memory device shown as a comparative example
  • FIG. 3 is a schematic diagram illustrative of an amount of a signal and capacitance of the first embodiment
  • FIG. 4 is a schematic diagram illustrative of an amount of a signal and capacitance of the comparative example
  • FIG. 5 shows calculation result of the amount of the signal derived from simulation
  • FIG. 6 shows calculation result of the capacitances derived from simulation
  • FIGS. 7(A) to (E) show side cross-sectional views of the semiconductor memory device of the first embodiment, illustrating a method for manufacturing it;
  • FIG. 8 is a side cross-sectional view of a semiconductor memory device according to a second embodiment of the present invention.
  • FIGS. 9(A) to (E) show side cross-sectional views of the semiconductor memory device of the second embodiment, illustrating a method for manufacturing it.
  • FIG. 1 is a side cross-sectional view of a semiconductor memory device according to a first embodiment.
  • the semiconductor memory device shown in FIG. 1 includes capacitorless DRAM memory cells.
  • a transistor constituting the DRAM memory cell shown in FIG. 1 is an FET (here, a MOSFET).
  • the semiconductor memory device shown in FIG. 1 includes a substrate 101 , a gate oxide film 102 constituting the MOSFET, a gate electrode 103 constituting the MOSFET, a plurality of rows of STIs (Shallow Trench Isolations) 104 corresponding to a particular example of isolation layers for isolating MOSFET from one another.
  • the gate oxide film 102 is a particular example of a gate insulator film of the transistor
  • the gate electrode 103 is a particular example of a gate electrode of the transistor.
  • the substrate 101 is a bulk substrate (here, a bulk silicon substrate).
  • the substrate 101 includes a p-type well (Pwell) 111 for storing signal charges corresponding to a particular example of a semiconductor layer of a first conductivity type, an n-type well (Nwell) 112 corresponding to a particular example of a semiconductor layer of a second conductivity type, a source region 113 , and a drain region 114 .
  • the Pwell 111 is formed under the MOSFET for storing signal charges.
  • the Nwell 112 is formed under the Pwell 111 for isolating Pwell 111 for each MOSFET from one another.
  • STIs 104 are formed on sides of the Pwell 111 for isolating the Pwells for each MOSFET from one another.
  • the Pwell 111 is formed between STIs 104 , and the Nwell 112 is formed under STIs 104 and the Pwell 111 .
  • the gate oxide film 102 is formed on the Pwell 111 , and the gate electrode 103 is formed on the gate electroge 102 .
  • the semiconductor memory device in FIG. 1 (the first embodiment) will be compared to a semiconductor memory device in FIG. 2 (a comparative example).
  • Both the semiconductor memory device in FIG. 1 and the semiconductor memory device in FIG. 2 have each of STIs 104 formed in a trench for each STI 104 formed on the substrate 101 , however, in the semiconductor memory device in FIG. 1 , each STI 104 has an insulating film 121 and a conductive layer 122 , and on the contrary, in the semiconductor memory device in FIG. 2 , each STI 104 has only an insulating film 121 .
  • the insulating film 121 provides most of an outer envelope of the STI 104 and the conductive layer 122 provides most of a core portion of the STI 104 .
  • the insulating film 121 intervenes between the conductive layer 122 and the Pwell 111 , isolating the conductive layer 122 from the Pwell 111 .
  • the Pwell 111 is opposite through the insulating film 121 to the conductive layer 122 and is isolated from the conductive layer 122 by the insulating film 121 . Therefore, with regard to the semiconductor memory device in FIG. 1 , an amount of the signal of a memory cell ⁇ Vth is specified in the following expression (3), and also, with regard to the semiconductor memory device in FIG. 2 , that is specified in the following expression (4):
  • the capacitance Cgate corresponds to capacitance existing between the gate electrode 103 and the Pwell 111 .
  • the capacitance Cpn corresponds to capacitance existing between the Pwell 111 and the Nwell 112 (depletion layer capacitance of p-n junction).
  • the capacitance Csti corresponds to capacitance between conductive layers 122 and the Pwell 111 .
  • the capacitances used in the expression (3) are represented in a schematic form in FIG. 3 as a view corresponding to an enlarged view of FIG. 1 and the capacitances used in the expression (4) are represented in a schematic form in FIG. 4 as a view corresponding to an enlarged view of FIG. 2 .
  • an increase in the capacitance Cpn may allow for an increase in the amount of the signal ⁇ Vth.
  • an increase in the capacitance Csti may also allow for an increase in the amount of the signal ⁇ Vth.
  • STIs 104 having insulating films 121 and conductive layers 122 may increase the amount of the signal ⁇ Vth of the memory cell constituting a semiconductor memory device.
  • an increase in the amount of the signal ⁇ Vth of the memory cell may also allow for stability securement of operation of the semiconductor memory device and improvement in yield of the semiconductor memory device.
  • insulating films 121 are formed of silicon oxide, and conductive layers 122 , here, are formed of polycrystalline silicon.
  • insulating films 121 may be also formed of material such as material with insulating properties rather than silicon oxide (for example, aluminum oxide, hafnium oxide and the like) and conductive layers 122 may be also formed of material such as conductive material rather than polycrystalline silicon (for example, silicon-germanium and the like).
  • the dielectric constant of insulating films 121 are as high as possible and that the film thickness of insulating films 121 are as thin as possible (in the case of silicon oxide, about 8 nm in thickness).
  • Insulating films 121 of the semiconductor memory device in FIG. 2 are also formed of silicon oxide.
  • FIG. 5 calculation result of the amount of the signal 6 Vth of the semiconductor memory device in FIG. 1 (the first embodiment) and the semiconductor memory device in FIG. 2 (the comparative example) calculated by using simulation is shown.
  • the vertical axis in FIG. 5 represents the amount of the signal.
  • the lateral axis in FIG. 5 represents a depth of p-n junction plane (a distance from the surface of the substrate 101 to the p-n junction plane at which the Pwell 111 and the Nwell 112 contact one another, see FIG. 3 and FIG. 4 ). It can be seen that the amount of the signal of the first embodiment is larger than that of the comparative example.
  • the amount of the signal of the comparative example does not vary responding to an increase in the depth of the p-n junction plane, and however, the amount of the signal of the first embodiment increases in response to an increase in the depth of the p-n junction plane. This results from an increase in the capacitance Csti in the first embodiment, caused by an increase in a film area of insulating films 121 according to the increase in depth of the p-n junction plane.
  • FIG. 6 calculation result of the capacitance Cgate, the capacitance Cpn and the capacitance Csti of the semiconductor memory device in FIG. 1 (the first embodiment) and the semiconductor memory device in FIG. 2 (the comparative example) calculated by using simulation is shown.
  • the calculated data in FIG. 6 commonly applies to both the first embodiment and the comparative example.
  • the calculated data in FIG. 6 forms the basis for calculation in FIG. 5 . It can be understood from the calculated data in FIG. 6 that as the depth of the p-n junction plane increases, the capacitance Csti increases accordingly.
  • Conductive layers 122 are connected to fixed potential.
  • Conductive layers 122 are connected to earth potential, and then the potential of conductive layers 122 is fixed to 0 V.
  • the data in FIG. 5 and 6 is obtained from the simulation using the condition under which the potential of conductive layers 122 is fixed to 0 V.
  • FIGS. 7(A) to (E) show side cross-sectional views of the semiconductor memory device according to the first embodiment, illustrating a method for manufacturing it.
  • a silicon nitride film 123 to be mask material for silicon etching process is deposited entirely on the surface of a silicon substrate 101 .
  • lithography and RIE Reactive Ion Etching
  • the silicon substrate 101 is etched to provide regions for forming STIs 104 .
  • This process provides trenches for forming STIs 104 on the silicon substrate 101 .
  • the trenches for STIs 104 are, for example 0.15 ⁇ m in width and, for example 0.30 ⁇ m in depth.
  • surfaces (inside surfaces) of the trenches for STIs 104 are oxidized to form silicon oxide films (insulating films) 121 thereon.
  • a polycrystalline silicon layer (conductive layer) 122 is deposited entirely on the surface of the silicon substrate 104 to fill in the trenches for STIs 104 with the polycrystalline silicon layer 122 . It is desirable to dope the polycrystalline silicon layer 122 with arsenic or other doping substances to make it exhibit n-type properties It is noted that the polycrystalline silicon layer 122 is insulated electrically from the silicon substrate 101 .
  • the polycrystalline silicon layer 122 on the surface of the silicon substrate 101 is planarized.
  • the polycrystalline silicon layer 122 on the surface of the silicon substrate 101 (and also the silicon nitride film 123 ) is removed, so that polycrystalline silicon layers 122 in the trenches for STIs 104 remain therein.
  • the silicon substrate 101 is ion implanted with boron, for example under the conditions of 60 KeV and 5 ⁇ 10 13 cm ⁇ 2 .
  • the silicon substrate 101 is ion implanted with phosphorus, for example under the conditions of 240 KeV and 1 ⁇ 10 14 cm ⁇ 2 .
  • a source region 113 and a drain region 114 are formed.
  • a gate oxide film 102 of silicon oxide is formed on the Pwell 111 , and a gate electrode 103 of polycrystalline silicon is formed on the gate oxide film 102 . Therefore, an n-type MOSFET having a gate oxide film 102 and a gate electrode 103 is completed on the Pwell 111 .
  • the source region 113 is connected to a source line (SL)
  • the drain region 114 is connected a bit line (BL)
  • the gate electrode 103 is connected a word line (WL).
  • FIG. 8 is a side cross-sectional view of a semiconductor memory device of a second embodiment. Now, difference between the semiconductor memory device of the first embodiment in FIG. 1 and that of the second embodiment in FIG. 8 will be described.
  • each STI 104 has an insulating film 121 and a conductive layer 122 .
  • each STI 104 has the bottom surface and the side surfaces formed by the insulating film 121 , and on the contrary, in the semiconductor memory device in FIG. 8 , each STI 104 has the side surfaces formed by the insulating film 121 and the bottom surface formed by the conductive layer 122 . Therefore, in the semiconductor memory device in FIG. 1 , the conductive layer 122 of each STI 104 is electrically insulated from the substrate 101 , while in the semiconductor memory device in FIG. 8 , the conductive layer 122 of each STI 104 is electrically connected to the substrate 101 .
  • the semiconductor memory device in FIG. 1 it is required, generally, for the conductive layer 122 of each STI 104 to be connected to fixed potential by another means to be adopted, and on the contrary, in the semiconductor memory device in FIG. 8 , generally, it is not required for the conductive layer 122 of each STI 104 to be connected to fixed potential by another means to be adopted.
  • the resultant improvement in resistance to noise, with regard to operation of the semiconductor memory device may provide improvement in an operational margin of the semiconductor memory device.
  • FIGS. 9(A) to (E) show side cross-sectional views of the semiconductor memory device according to the second embodiment, illustrating a method for manufacturing it. Now, difference between the manufacturing method of the semiconductor memory device of the first embodiment in FIG. 7 and that of the second embodiment in FIG. 9 will be described.
  • FIGS. 9(A) , (B), (C), (D) and (E) are carried out similarly to the processes in FIGS. 7(A) , (B), (C), (D) and (E), respectively.
  • the difference consists in how the manufacturing processes in FIG. 9(B) and 7(B) end.
  • the process in FIG. 7(B) ends after each silicon oxide film 121 is formed on the sides and bottom surface of the trench for the STI 104 . While, the process in FIG.
  • each silicon oxide film 121 ends after each silicon oxide film 121 is formed on the sides and bottom surface of the trench for the STI 104 and further, by RIE which uses the silicon nitride film 123 as mask material for silicon etching process, each silicon oxide film 121 affixed on the bottom surface of the trench for the STI 104 (i.e. a portion of each silicon oxide film 121 ) is removed. It is noted that in FIG. 7(C) , each polycrystalline silicon layer 122 is electrically insulated from the silicon substrate 101 , however, in FIG. 9(C) , each polycrystalline silicon layer 122 is electrically connected to the silicon substrate 101 .
  • each conductive layer 122 and the substrate 101 may be configured to be electrically connected to one another.
  • each conductive layer 122 and the substrate 101 instead of contacting each conductive layer 122 with the substrate 101 to directly connect electrically to one another, each conductive layer 122 and the substrate 101 may be configured to indirectly connect electrically to one another without direct physical contact.
  • the embodiments of the present invention may provide the increase in the amount of the signal in a memory cell (for example, a DRAM memory cell and the like) constituting a semiconductor device (for example, a DRAM and the like).
  • a memory cell for example, a DRAM memory cell and the like
  • a semiconductor device for example, a DRAM and the like.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Memories (AREA)
  • Element Separation (AREA)

Abstract

A semiconductor device of one embodiment of the present invention includes a substrate; isolation layers, each of which is formed in a trench formed on the substrate and has an insulating film and a conductive layer; a semiconductor layer of a first conductivity type for storing signal charges, formed between the isolation layers and isolated from the conductive layers by the insulating films; a semiconductor layer of a second conductivity type, formed under the semiconductor layer of the first conductivity type; and a transistor having a gate insulator film formed on the semiconductor layer of the first conductivity type and a gate electrode formed on the gate insulator film.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • This application is based upon and claims the benefit of priority from prior Japanese Patent Application No. 2006-8638, filed on Jan. 17, 2006, the entire contents of which are incorporated herein by reference.
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • This invention relates to a semiconductor device and method for manufacturing it, for example to a semiconductor memory device including capacitorless DRAM memory cells and a method for manufacturing it.
  • 2. Related Art
  • A conventional DRAM memory cell of a DRAM includes a capacitor for storing signal charges and a switching transistor (for example, a MOSFET or other FETs) Capacitance of the capacitor required to store signal charges is generally about 30 fF. It is necessary to keep this capacitance of the capacitor of about 30 fF for a DRAM to maintain stable operation, even if the reduced design rule for the DRAM is adopted due to improvement in a degree of cell integration. Therefore, the DRAM memory cell of a conventional DRAM generally have required process improvement for miniaturizing a capacitor, such as thinning an insulating film for a capacitor of stack type or trench type.
  • On the contrary, a capacitorless DRAM has been proposed. In a DRAM memory cell of the capacitorless DRAM, a transistor (for example, a MOSFET or other FETs) is necessary, but a capacitor is not required. Therefore, the DRAM memory cell of the capacitorless DRAM may have less possibility to hinder improvement in a degree of cell integration.
  • The field of applications of capacitorless DRAM memory cells includes, for example an embedded device with both a logic device and memory device embedded. It is advantageously possible to realize a large-scale embedded device by adopting capacitorless DRAM memory cells while reducing the number of processes for manufacturing memory cells.
  • The capacitorless DRAM memory cell has two types of a memory cell, one formed on an SOI substrate and the other formed on a bulk substrate such as a bulk silicon substrate. The memory cell on the SOI substrate is disclosed in Japanese Patent Laid-Open No. 2002-246571, and the memory cell on the bulk substrate such as the bulk silicon substrate is disclosed in “Symposium on VLSI Technology Digest of Technology Paper” by R. Ranica, et al., 2004.
  • A typical example of the memory cell on a bulk silicon substrate will be described. On the bulk silicon substrate, there typically exist a gate electrode and a gate oxide film which constitute a MOSFET. In the bulk silicon substrate, there typically exist a p-type well (Pwell) under the MOSFET and an n-type well (Nwell) under the Pwell.
  • The Pwell stores holes which are signal charges. The phenomenon that the threshold voltage of a MOSFET varies depending on whether holes exist or not may be used to realize a memory cell. The Pwell includes the Nwell underneath and STIs on sides thereof, since it is necessary, for each MOSFET (each memory cell) to be isolated from neighboring MOSFETs, that Pwell be isolated for each MOSFET (each memory cell).
  • An amount of the signal of a memory cell on the bulk silicon substrate δVth is specified in the following expression (1):

  • δVth∝Cpn/Cgate   (1).
  • Where Cgate is the capacitance between the gate electrode and the Pwell, and Cpn is the capacitance between the Pwell and Nwell.
  • The amount of the signal 6Vth represents difference between the threshold voltage of the MOSFET in the case of existence of holes and that in the case of nonexistence. The capacitance Cpn between the Pwell and Nwell corresponds to depletion layer capacitance of p-n junction formed by the Pwell and Nwell. The expression (1) above may be transformed to the expression (2) which specifies an amount of the signal of a memory cell on an SOI substrate 6Vth by substituting the capacitance Cpn between the Pwell and Nwell by capacitance Csoi between the upper portion and lower portion of an SOI insulating film.

  • δVth∝Csoi/Cgate   (2).
  • Therefore, an increase in the capacitance Csoi may increase 6Vth, the amount of the signal of the memory cell on the SOI substrate, and an increase in the capacitance Cpn may increase 6Vth, the amount of the signal of the memory cell on the bulk substrate. For the SOI substrate, the capacitance Csoi due to a BOX oxide film (an SOI insulating film) of a thickness of, for example about 25 nm may allow the optimal amount of the signal δVth to be obtained. However, for the bulk substrate, it is difficult to accomplish the optimal amount of signal 5Vth, since the amount of the capacitance Cpn is small.
  • SUMMARY OF THE INVENTION
  • An embodiment of the present invention is a semiconductor device including, for example, a substrate; isolation layers, each of which is formed in a trench formed on the substrate and has an insulating film and a conductive layer; a semiconductor layer of a first conductivity type for storing signal charges, formed between the isolation layers and isolated from the conductive layers by the insulating films; a semiconductor layer of a second conductivity type, formed under the semiconductor layer of the first conductivity type; and a transistor having a gate insulator film formed on the semiconductor layer of the first conductivity type and a gate electrode formed on the gate insulator film.
  • An embodiment of the present invention is a method for manufacturing a semiconductor device including, for example, forming trenches for isolation, on a substrate; forming isolation layers, each of which has an insulating film and a conductive layer, in the trenches; forming a semiconductor layer of a first conductivity type for storing signal charges between the isolation layers so that the semiconductor layer of the first conductivity type is isolated from the conductive layers by the insulating films; forming a semiconductor layer of a second conductivity type under the semiconductor layer of the first conductivity type; and forming a transistor having a gate insulator film formed on the semiconductor layer of the first conductivity type and a gate electrode formed on the gate insulator film.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a side cross-sectional view of a semiconductor memory device according to a first embodiment of the present invention;
  • FIG. 2 is a side cross-sectional view of a semiconductor memory device shown as a comparative example;
  • FIG. 3 is a schematic diagram illustrative of an amount of a signal and capacitance of the first embodiment;
  • FIG. 4 is a schematic diagram illustrative of an amount of a signal and capacitance of the comparative example;
  • FIG. 5 shows calculation result of the amount of the signal derived from simulation;
  • FIG. 6 shows calculation result of the capacitances derived from simulation;
  • FIGS. 7(A) to (E) show side cross-sectional views of the semiconductor memory device of the first embodiment, illustrating a method for manufacturing it;
  • FIG. 8 is a side cross-sectional view of a semiconductor memory device according to a second embodiment of the present invention; and
  • FIGS. 9(A) to (E) show side cross-sectional views of the semiconductor memory device of the second embodiment, illustrating a method for manufacturing it.
  • DETAILED DESCRIPTION OF THE INVENTION First Embodiment
  • FIG. 1 is a side cross-sectional view of a semiconductor memory device according to a first embodiment. The semiconductor memory device shown in FIG. 1 includes capacitorless DRAM memory cells. A transistor constituting the DRAM memory cell shown in FIG. 1 is an FET (here, a MOSFET).
  • The semiconductor memory device shown in FIG. 1 includes a substrate 101, a gate oxide film 102 constituting the MOSFET, a gate electrode 103 constituting the MOSFET, a plurality of rows of STIs (Shallow Trench Isolations) 104 corresponding to a particular example of isolation layers for isolating MOSFET from one another. The gate oxide film 102 is a particular example of a gate insulator film of the transistor, and the gate electrode 103 is a particular example of a gate electrode of the transistor.
  • The substrate 101 is a bulk substrate (here, a bulk silicon substrate). The substrate 101 includes a p-type well (Pwell) 111 for storing signal charges corresponding to a particular example of a semiconductor layer of a first conductivity type, an n-type well (Nwell) 112 corresponding to a particular example of a semiconductor layer of a second conductivity type, a source region 113, and a drain region 114. The Pwell 111 is formed under the MOSFET for storing signal charges. The Nwell 112 is formed under the Pwell 111 for isolating Pwell 111 for each MOSFET from one another. STIs 104 are formed on sides of the Pwell 111 for isolating the Pwells for each MOSFET from one another. The Pwell 111 is formed between STIs 104, and the Nwell 112 is formed under STIs 104 and the Pwell 111. The gate oxide film 102 is formed on the Pwell 111, and the gate electrode 103 is formed on the gate electroge 102.
  • The semiconductor memory device in FIG. 1 (the first embodiment) will be compared to a semiconductor memory device in FIG. 2 (a comparative example). Both the semiconductor memory device in FIG. 1 and the semiconductor memory device in FIG. 2 have each of STIs 104 formed in a trench for each STI 104 formed on the substrate 101, however, in the semiconductor memory device in FIG. 1, each STI 104 has an insulating film 121 and a conductive layer 122, and on the contrary, in the semiconductor memory device in FIG. 2, each STI 104 has only an insulating film 121. In FIG. 1, the insulating film 121 provides most of an outer envelope of the STI 104 and the conductive layer 122 provides most of a core portion of the STI 104. In FIG. 1, the insulating film 121 intervenes between the conductive layer 122 and the Pwell 111, isolating the conductive layer 122 from the Pwell 111. In FIG. 1, the Pwell 111 is opposite through the insulating film 121 to the conductive layer 122 and is isolated from the conductive layer 122 by the insulating film 121. Therefore, with regard to the semiconductor memory device in FIG. 1, an amount of the signal of a memory cell δVth is specified in the following expression (3), and also, with regard to the semiconductor memory device in FIG. 2, that is specified in the following expression (4):

  • δVth∝(Cpn+Csti)/Cgate   (3),

  • δVth∝(Cpn)/Cgate   (4).
  • The capacitance Cgate corresponds to capacitance existing between the gate electrode 103 and the Pwell 111. The capacitance Cpn corresponds to capacitance existing between the Pwell 111 and the Nwell 112 (depletion layer capacitance of p-n junction). The capacitance Csti corresponds to capacitance between conductive layers 122 and the Pwell 111. The capacitances used in the expression (3) are represented in a schematic form in FIG. 3 as a view corresponding to an enlarged view of FIG. 1 and the capacitances used in the expression (4) are represented in a schematic form in FIG. 4 as a view corresponding to an enlarged view of FIG. 2.
  • As can be seen from the expressions (3,4), in the semiconductor memory devices in FIGS. 1 and 2, an increase in the capacitance Cpn may allow for an increase in the amount of the signal δVth. However, it is difficult to accomplish the optimal amount of the signal δVth by increasing the capacitance Cpn because of the small amount of the capacitance Cpn.
  • As can be seen from the expression (3), in the semiconductor memory device in FIG. 1, an increase in the capacitance Csti may also allow for an increase in the amount of the signal δVth. Thus, it is easy to accomplish the optimal amount of the signal δVth by the increase of the capacitance Csti since varying the dielectric constant, a film thickness or a film area of the insulating film 121 changes the capacitance Csti.
  • Therefore, as such, in the first embodiment, STIs 104 having insulating films 121 and conductive layers 122 may increase the amount of the signal δVth of the memory cell constituting a semiconductor memory device. In the first embodiment, an increase in the amount of the signal δVth of the memory cell may also allow for stability securement of operation of the semiconductor memory device and improvement in yield of the semiconductor memory device.
  • In the semiconductor memory device in FIG. 1, insulating films 121, here, are formed of silicon oxide, and conductive layers 122, here, are formed of polycrystalline silicon. However, insulating films 121 may be also formed of material such as material with insulating properties rather than silicon oxide (for example, aluminum oxide, hafnium oxide and the like) and conductive layers 122 may be also formed of material such as conductive material rather than polycrystalline silicon (for example, silicon-germanium and the like). In view of setting a higher value of the capacitance Csti, it may be desirable that the dielectric constant of insulating films 121 are as high as possible and that the film thickness of insulating films 121 are as thin as possible (in the case of silicon oxide, about 8 nm in thickness). Further, it may be also advantageous to adopt silicon oxide for insulating films 121 and polycrystalline silicon for conductive layers 122 because of their approximately equal coefficients of expansion. Insulating films 121 of the semiconductor memory device in FIG. 2, here, are also formed of silicon oxide.
  • In FIG. 5, calculation result of the amount of the signal 6Vth of the semiconductor memory device in FIG. 1 (the first embodiment) and the semiconductor memory device in FIG. 2 (the comparative example) calculated by using simulation is shown. The vertical axis in FIG. 5 represents the amount of the signal. The lateral axis in FIG. 5 represents a depth of p-n junction plane (a distance from the surface of the substrate 101 to the p-n junction plane at which the Pwell 111 and the Nwell 112 contact one another, see FIG. 3 and FIG. 4). It can be seen that the amount of the signal of the first embodiment is larger than that of the comparative example. Further, it is appreciated that the amount of the signal of the comparative example does not vary responding to an increase in the depth of the p-n junction plane, and however, the amount of the signal of the first embodiment increases in response to an increase in the depth of the p-n junction plane. This results from an increase in the capacitance Csti in the first embodiment, caused by an increase in a film area of insulating films 121 according to the increase in depth of the p-n junction plane.
  • In FIG. 6, calculation result of the capacitance Cgate, the capacitance Cpn and the capacitance Csti of the semiconductor memory device in FIG. 1 (the first embodiment) and the semiconductor memory device in FIG. 2 (the comparative example) calculated by using simulation is shown. The calculated data in FIG. 6 commonly applies to both the first embodiment and the comparative example. The calculated data in FIG. 6 forms the basis for calculation in FIG. 5. It can be understood from the calculated data in FIG. 6 that as the depth of the p-n junction plane increases, the capacitance Csti increases accordingly.
  • In the semiconductor memory device in FIG. 1, also, conductive layers 122, here, are connected to fixed potential. Conductive layers 122, here, especially from the point of view of suppressing degradation of electric strength of isolation, are connected to earth potential, and then the potential of conductive layers 122 is fixed to 0 V. The data in FIG. 5 and 6 is obtained from the simulation using the condition under which the potential of conductive layers 122 is fixed to 0 V.
  • FIGS. 7(A) to (E) show side cross-sectional views of the semiconductor memory device according to the first embodiment, illustrating a method for manufacturing it.
  • First, as shown in FIG. 7(A), a silicon nitride film 123 to be mask material for silicon etching process is deposited entirely on the surface of a silicon substrate 101. Subsequently, by using lithography and RIE (Reactive Ion Etching), a pattern for an element region of a memory cell is transferred onto the silicon nitride film 123 which is used as mask material for silicon etching process.
  • Next, as shown in FIG. 7(B), by using RIE with the silicon nitride film 123 being used as mask material for silicon etching, the silicon substrate 101 is etched to provide regions for forming STIs 104. This process provides trenches for forming STIs 104 on the silicon substrate 101. The trenches for STIs 104 are, for example 0.15 μm in width and, for example 0.30 μm in depth. Subsequently, surfaces (inside surfaces) of the trenches for STIs 104 are oxidized to form silicon oxide films (insulating films) 121 thereon.
  • Next, as shown in FIG. 7(C), a polycrystalline silicon layer (conductive layer) 122 is deposited entirely on the surface of the silicon substrate 104 to fill in the trenches for STIs 104 with the polycrystalline silicon layer 122. It is desirable to dope the polycrystalline silicon layer 122 with arsenic or other doping substances to make it exhibit n-type properties It is noted that the polycrystalline silicon layer 122 is insulated electrically from the silicon substrate 101.
  • Next, as shown in FIG. 7(D), by using CMP (Chemical Mechanical Polishing), the polycrystalline silicon layer 122 on the surface of the silicon substrate 101 is planarized. As a result, the polycrystalline silicon layer 122 on the surface of the silicon substrate 101 (and also the silicon nitride film 123) is removed, so that polycrystalline silicon layers 122 in the trenches for STIs 104 remain therein. Then, in order to form the Pwell 111 between STIs 104, the silicon substrate 101 is ion implanted with boron, for example under the conditions of 60 KeV and 5×1013 cm−2. Then, in order to form the Nwell 112 under STIs 104 and the Pwell 111, the silicon substrate 101 is ion implanted with phosphorus, for example under the conditions of 240 KeV and 1×1014 cm−2.
  • Next, as shown in FIG. 7(E), a source region 113 and a drain region 114 are formed. Subsequently, to form an n-type MOSFET, a gate oxide film 102 of silicon oxide is formed on the Pwell 111, and a gate electrode 103 of polycrystalline silicon is formed on the gate oxide film 102. Therefore, an n-type MOSFET having a gate oxide film 102 and a gate electrode 103 is completed on the Pwell 111. Subsequently, the source region 113 is connected to a source line (SL), the drain region 114 is connected a bit line (BL) and the gate electrode 103 is connected a word line (WL).
  • Second Embodiment
  • FIG. 8 is a side cross-sectional view of a semiconductor memory device of a second embodiment. Now, difference between the semiconductor memory device of the first embodiment in FIG. 1 and that of the second embodiment in FIG. 8 will be described.
  • In both the semiconductor memory devices in FIG. 1 and 8, each STI 104 has an insulating film 121 and a conductive layer 122. However, in the semiconductor memory device in FIG. 1, each STI 104 has the bottom surface and the side surfaces formed by the insulating film 121, and on the contrary, in the semiconductor memory device in FIG. 8, each STI 104 has the side surfaces formed by the insulating film 121 and the bottom surface formed by the conductive layer 122. Therefore, in the semiconductor memory device in FIG. 1, the conductive layer 122 of each STI 104 is electrically insulated from the substrate 101, while in the semiconductor memory device in FIG. 8, the conductive layer 122 of each STI 104 is electrically connected to the substrate 101. Then, in the semiconductor memory device in FIG. 1, it is required, generally, for the conductive layer 122 of each STI 104 to be connected to fixed potential by another means to be adopted, and on the contrary, in the semiconductor memory device in FIG. 8, generally, it is not required for the conductive layer 122 of each STI 104 to be connected to fixed potential by another means to be adopted.
  • In such a manner, in the second embodiment, because conductive layers 122 and the substrate 101 (the Nwell 112 thereof) are electrically connected to one another, conductive layers 122 will have a stable potential. Therefore, in the second embodiment, the resultant improvement in resistance to noise, with regard to operation of the semiconductor memory device, may provide improvement in an operational margin of the semiconductor memory device.
  • FIGS. 9(A) to (E) show side cross-sectional views of the semiconductor memory device according to the second embodiment, illustrating a method for manufacturing it. Now, difference between the manufacturing method of the semiconductor memory device of the first embodiment in FIG. 7 and that of the second embodiment in FIG. 9 will be described.
  • The processes in FIGS. 9(A), (B), (C), (D) and (E) are carried out similarly to the processes in FIGS. 7(A), (B), (C), (D) and (E), respectively. The difference consists in how the manufacturing processes in FIG. 9(B) and 7(B) end. The process in FIG. 7(B) ends after each silicon oxide film 121 is formed on the sides and bottom surface of the trench for the STI 104. While, the process in FIG. 9(B) ends after each silicon oxide film 121 is formed on the sides and bottom surface of the trench for the STI 104 and further, by RIE which uses the silicon nitride film 123 as mask material for silicon etching process, each silicon oxide film 121 affixed on the bottom surface of the trench for the STI 104 (i.e. a portion of each silicon oxide film 121) is removed. It is noted that in FIG. 7(C), each polycrystalline silicon layer 122 is electrically insulated from the silicon substrate 101, however, in FIG. 9(C), each polycrystalline silicon layer 122 is electrically connected to the silicon substrate 101.
  • In the process in FIG. 9(B), instead of removal of the entire portion of each silicon oxide film 121 on the bottom surface of the trench for the STI 104, only a portion of the silicon oxide film 121 on the bottom surface of the trench for the STI 104 may be also removed. In either the former case or the latter case, each conductive layer 122 and the substrate 101 may be configured to be electrically connected to one another. Further, in the process in FIG. 9(C), instead of contacting each conductive layer 122 with the substrate 101 to directly connect electrically to one another, each conductive layer 122 and the substrate 101 may be configured to indirectly connect electrically to one another without direct physical contact.
  • In such a manner, the embodiments of the present invention may provide the increase in the amount of the signal in a memory cell (for example, a DRAM memory cell and the like) constituting a semiconductor device (for example, a DRAM and the like).

Claims (20)

1. A semiconductor device, comprising:
a substrate;
isolation layers, each of which is formed in a trench formed on the substrate and has an insulating film and a conductive layer;
a semiconductor layer of a first conductivity type for storing signal charges, formed between the isolation layers and isolated from the conductive layers by the insulating films;
a semiconductor layer of a second conductivity type, formed under the semiconductor layer of the first conductivity type; and
a transistor having a gate insulator film formed on the semiconductor layer of the first conductivity type and a gate electrode formed on the gate insulator film.
2. The semiconductor device according to claim 1, wherein the conductive layer is electrically insulated from the substrate.
3. The semiconductor device according to claim 2, wherein the insulating film constitutes the sides and bottom surface of the isolation layer.
4. The semiconductor device according to claim 2, wherein the conductive layer is connected to fixed potential.
5. The semiconductor device according to claim 1, wherein the conductive layer is electrically connected to the substrate.
6. The semiconductor device according to claim 5, wherein the insulating film constitutes the sides of the isolation layer, and the conductive layer constitutes the bottom surface of the isolation layer.
7. The semiconductor device according to claim 1, wherein the insulating film constitutes an outer envelope of the isolation layer, and the conductive layer constitutes a core portion of the isolation layer.
8. The semiconductor device according to claim 1, wherein the insulating film intervenes between the conductive layer and the semiconductor layer of the first conductivity type and isolates the conductive layer from the semiconductor layer of the first conductivity type.
9. The semiconductor device according to claim 1, wherein the conductive layer is opposite through the insulating film to the semiconductor layer of the first conductivity type and isolated from the semiconductor layer of the first conductivity type by the insulating film.
10. The semiconductor device according to claim 1, wherein the insulating film is formed of a silicon oxide film, and the conductive layer is formed of polycrystalline silicon.
11. The semiconductor device according to claim 1, wherein the semiconductor layer of the first conductivity type is a p-type well, and the semiconductor layer of the second conductivity type is an n-type well.
12. The semiconductor device according to claim 1, wherein the substrate is a bulk substrate.
13. The semiconductor device according to claim 1, wherein the transistor is a transistor constituting a capacitorless memory cell.
14. A method for manufacturing a semiconductor device, comprising:
forming trenches for isolation, on a substrate;
forming isolation layers, each of which has an insulating film and a conductive layer, in the trenches;
forming a semiconductor layer of a first conductivity type for storing signal charges between the isolation layers so that the semiconductor layer of the first conductivity type is isolated from the conductive layers by the insulating films;
forming a semiconductor layer of a second conductivity type under the semiconductor layer of the first conductivity type; and
forming a transistor having a gate insulator film formed on the semiconductor layer of the first conductivity type and a gate electrode formed on the gate insulator film.
15. The method for manufacturing a semiconductor device according to claim 14, forming each of the isolation layers, by forming the insulating film and then forming the conductive layer so that the conductive layer is electrically insulated from the substrate.
16. The method for manufacturing a semiconductor device according to claim 15, forming each of the isolation layers, by forming the insulating film on the sides and bottom surface of the trench and then filling in the trench with the conductive layer.
17. The method for manufacturing a semiconductor device according to claim 14, forming each of the isolation layers, by forming the insulating film, then removing a portion of the insulating film and then forming the conductive layer so that the conductive layer is electrically connected to the substrate.
18. The method for manufacturing a semiconductor device according to claim 17, forming each of the isolation layers, by forming the insulating film on the sides and bottom surface of the trench, then removing a portion or the entirety of the insulating film formed on the bottom surface of the trench and then filling in the trench with the conductive layer.
19. The method for manufacturing a semiconductor device according to claim 14, wherein the substrate is a bulk substrate.
20. The method for manufacturing a semiconductor device according to claim 14, wherein the transistor is a transistor constituting a capacitorless memory cell.
US11/561,580 2006-01-17 2006-11-20 Semiconductor device and method for manufacturing the same Abandoned US20070164351A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/541,449 US7952162B2 (en) 2006-01-17 2009-08-14 Semiconductor device and method for manufacturing the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2006008638A JP2007194259A (en) 2006-01-17 2006-01-17 Semiconductor device, and method of manufacturing same
JP2006-008638 2006-01-17

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/541,449 Division US7952162B2 (en) 2006-01-17 2009-08-14 Semiconductor device and method for manufacturing the same

Publications (1)

Publication Number Publication Date
US20070164351A1 true US20070164351A1 (en) 2007-07-19

Family

ID=38262370

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/561,580 Abandoned US20070164351A1 (en) 2006-01-17 2006-11-20 Semiconductor device and method for manufacturing the same
US12/541,449 Expired - Fee Related US7952162B2 (en) 2006-01-17 2009-08-14 Semiconductor device and method for manufacturing the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/541,449 Expired - Fee Related US7952162B2 (en) 2006-01-17 2009-08-14 Semiconductor device and method for manufacturing the same

Country Status (2)

Country Link
US (2) US20070164351A1 (en)
JP (1) JP2007194259A (en)

Cited By (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140158970A1 (en) * 2012-09-12 2014-06-12 Globalfoundries Singapore Pte. Ltd. Novel rram structure at sti with si-based selector
US9208880B2 (en) 2013-01-14 2015-12-08 Zeno Semiconductor, Inc. Content addressable memory device having electrically floating body transistor
US9209188B2 (en) 2007-11-29 2015-12-08 Zeno Semiconductor, Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US9230965B2 (en) 2008-08-05 2016-01-05 Zeno Semiconductor, Inc. Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle
US9230651B2 (en) 2012-04-08 2016-01-05 Zeno Semiconductor, Inc. Memory device having electrically floating body transitor
US9236382B2 (en) 2007-11-29 2016-01-12 Zeno Semiconductor, Inc. Method of maintaining the state of semiconductor memory having electrically floating body transistor
US9257179B2 (en) 2008-04-08 2016-02-09 Zeno Semiconductor, Inc. Semiconductor memory having volatile and multi-bit non-volatile functionality and method of operating
US9275723B2 (en) 2013-04-10 2016-03-01 Zeno Semiconductor, Inc. Scalable floating body memory cell for memory compilers and method of using floating body memories with memory compilers
US9281022B2 (en) 2013-07-10 2016-03-08 Zeno Semiconductor, Inc. Systems and methods for reducing standby power in floating body memory devices
US9368625B2 (en) 2013-05-01 2016-06-14 Zeno Semiconductor, Inc. NAND string utilizing floating body memory cell
US9391079B2 (en) 2007-11-29 2016-07-12 Zeno Semiconductor, Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US9401206B2 (en) 2011-10-13 2016-07-26 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating
US9431401B2 (en) 2013-03-09 2016-08-30 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US9455262B2 (en) 2010-02-07 2016-09-27 Zeno Semiconductor, Inc. Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating
US9460790B2 (en) 2007-10-24 2016-10-04 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality and method of operating
US9490012B2 (en) 2008-08-22 2016-11-08 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating
US9496053B2 (en) 2014-08-15 2016-11-15 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US9524970B2 (en) 2011-03-24 2016-12-20 Zeno Semiconductor, Inc. Asymmetric semiconductor memory device having electrically floating body transistor
US9548119B2 (en) 2014-01-15 2017-01-17 Zeno Semiconductor, Inc Memory device comprising an electrically floating body transistor
US9589963B2 (en) 2010-11-16 2017-03-07 Zeno Semiconductor, Inc. Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor
US9601493B2 (en) 2006-11-29 2017-03-21 Zeno Semiconductor, Inc Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US9679648B2 (en) 2007-11-29 2017-06-13 Zeno Semiconductor, Inc. Memory cells, memory cell arrays, methods of using and methods of making
US9704870B2 (en) 2010-03-02 2017-07-11 Zeno Semiconductors, Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US9922981B2 (en) 2010-03-02 2018-03-20 Zeno Semiconductor, Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US10079301B2 (en) 2016-11-01 2018-09-18 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor and methods of using
USRE47381E1 (en) 2008-09-03 2019-05-07 Zeno Semiconductor, Inc. Forming semiconductor cells with regions of varying conductivity
US10340276B2 (en) 2010-03-02 2019-07-02 Zeno Semiconductor, Inc. Method of maintaining the state of semiconductor memory having electrically floating body transistor
US10461084B2 (en) 2010-03-02 2019-10-29 Zeno Semiconductor, Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US10553683B2 (en) 2015-04-29 2020-02-04 Zeno Semiconductor, Inc. MOSFET and memory cell having improved drain current through back bias application
US11201215B2 (en) 2015-04-29 2021-12-14 Zeno Semiconductor, Inc. MOSFET and memory cell having improved drain current through back bias application
US20220216237A1 (en) * 2021-01-07 2022-07-07 Globalfoundries Dresden Module One Limited Liability Company & Co. Kg Reconfigurable complementary metal oxide semiconductor device and method
US11404419B2 (en) 2018-04-18 2022-08-02 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor
US11600663B2 (en) 2019-01-11 2023-03-07 Zeno Semiconductor, Inc. Memory cell and memory array select transistor
US11908899B2 (en) 2009-02-20 2024-02-20 Zeno Semiconductor, Inc. MOSFET and memory cell having improved drain current through back bias application
US11974425B2 (en) 2012-02-16 2024-04-30 Zeno Semiconductor, Inc. Memory cell comprising first and second transistors and methods of operating

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5537814B2 (en) * 2009-01-06 2014-07-02 ラピスセミコンダクタ株式会社 Semiconductor device and manufacturing method thereof
DE102015102454A1 (en) * 2015-02-20 2016-08-25 Osram Opto Semiconductors Gmbh Method for structuring a nitride layer, structured dielectric layer, optoelectronic component, etching method for etching layers and environmental sensor

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4477310A (en) * 1983-08-12 1984-10-16 Tektronix, Inc. Process for manufacturing MOS integrated circuit with improved method of forming refractory metal silicide areas
US4503451A (en) * 1982-07-30 1985-03-05 Motorola, Inc. Low resistance buried power bus for integrated circuits
US4922318A (en) * 1985-09-18 1990-05-01 Advanced Micro Devices, Inc. Bipolar and MOS devices fabricated on same integrated circuit substrate
US5061653A (en) * 1989-02-22 1991-10-29 Texas Instruments Incorporated Trench isolation process
US5148247A (en) * 1988-01-21 1992-09-15 Fujitsu Limited Semiconductor device having trench isolation
US5859466A (en) * 1995-06-07 1999-01-12 Nippon Steel Semiconductor Corporation Semiconductor device having a field-shield device isolation structure and method for making thereof
US5937288A (en) * 1997-06-30 1999-08-10 Siemens Aktiengesellschaft CMOS integrated circuits with reduced substrate defects
US20010035578A1 (en) * 1997-03-31 2001-11-01 Chunlin Liang Thermal conducting trench in a semiconductor structure and method for forming the same
US20010050388A1 (en) * 1997-12-04 2001-12-13 Takeshi Hamamoto A dynamic-type semiconductor memory device
US20030209776A1 (en) * 2002-05-07 2003-11-13 Agere Systems Inc. Semiconductor device having an interconnect that electrically connects a conductive material and a doped layer, and a method of manufacture therefor
US20030224566A1 (en) * 2002-05-29 2003-12-04 Clampitt Darwin A. Biasable isolation regions using epitaxially grown silicon between the isolation regions
US6720638B2 (en) * 2002-06-21 2004-04-13 Micron Technology, Inc. Semiconductor constructions, and methods of forming semiconductor constructions
US6781212B1 (en) * 1998-08-31 2004-08-24 Micron Technology, Inc Selectively doped trench device isolation

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0770685B2 (en) * 1985-04-25 1995-07-31 日本電信電話株式会社 Complementary MIS semiconductor integrated circuit
JPS63172459A (en) 1987-01-09 1988-07-16 Mitsubishi Electric Corp Semiconductor integrated circuit device
JP2604745B2 (en) * 1987-05-08 1997-04-30 日本電気株式会社 Semiconductor integrated circuit device
JPS63293938A (en) 1987-05-27 1988-11-30 Seiko Epson Corp Semiconductor integrated circuit device
US6121651A (en) * 1998-07-30 2000-09-19 International Business Machines Corporation Dram cell with three-sided-gate transfer device
JP3798659B2 (en) * 2001-07-02 2006-07-19 株式会社東芝 Memory integrated circuit
TW544911B (en) * 2001-04-26 2003-08-01 Toshiba Corp Semiconductor device
JP4104836B2 (en) * 2001-05-17 2008-06-18 株式会社東芝 Semiconductor memory device and manufacturing method thereof
JP2003031693A (en) * 2001-07-19 2003-01-31 Toshiba Corp Semiconductor memory
US6888214B2 (en) * 2002-11-12 2005-05-03 Micron Technology, Inc. Isolation techniques for reducing dark current in CMOS image sensors
DE10304654A1 (en) * 2003-02-05 2004-08-19 Infineon Technologies Ag Memory cell, memory cell arrangement and method for producing a memory cell
WO2006046442A1 (en) * 2004-10-25 2006-05-04 Renesas Technology Corp. Semiconductor device and its manufacturing method

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4503451A (en) * 1982-07-30 1985-03-05 Motorola, Inc. Low resistance buried power bus for integrated circuits
US4477310A (en) * 1983-08-12 1984-10-16 Tektronix, Inc. Process for manufacturing MOS integrated circuit with improved method of forming refractory metal silicide areas
US4922318A (en) * 1985-09-18 1990-05-01 Advanced Micro Devices, Inc. Bipolar and MOS devices fabricated on same integrated circuit substrate
US5148247A (en) * 1988-01-21 1992-09-15 Fujitsu Limited Semiconductor device having trench isolation
US5061653A (en) * 1989-02-22 1991-10-29 Texas Instruments Incorporated Trench isolation process
US5859466A (en) * 1995-06-07 1999-01-12 Nippon Steel Semiconductor Corporation Semiconductor device having a field-shield device isolation structure and method for making thereof
US20010035578A1 (en) * 1997-03-31 2001-11-01 Chunlin Liang Thermal conducting trench in a semiconductor structure and method for forming the same
US5937288A (en) * 1997-06-30 1999-08-10 Siemens Aktiengesellschaft CMOS integrated circuits with reduced substrate defects
US20010050388A1 (en) * 1997-12-04 2001-12-13 Takeshi Hamamoto A dynamic-type semiconductor memory device
US6781212B1 (en) * 1998-08-31 2004-08-24 Micron Technology, Inc Selectively doped trench device isolation
US20030209776A1 (en) * 2002-05-07 2003-11-13 Agere Systems Inc. Semiconductor device having an interconnect that electrically connects a conductive material and a doped layer, and a method of manufacture therefor
US20030224566A1 (en) * 2002-05-29 2003-12-04 Clampitt Darwin A. Biasable isolation regions using epitaxially grown silicon between the isolation regions
US6720638B2 (en) * 2002-06-21 2004-04-13 Micron Technology, Inc. Semiconductor constructions, and methods of forming semiconductor constructions

Cited By (160)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9601493B2 (en) 2006-11-29 2017-03-21 Zeno Semiconductor, Inc Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US10468102B2 (en) 2007-10-24 2019-11-05 Zeno Semiconductor, Inc Semiconductor memory having both volatile and non-volatile functionality and method of operating
US10825520B2 (en) 2007-10-24 2020-11-03 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality and method of operating
US9460790B2 (en) 2007-10-24 2016-10-04 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality and method of operating
US9761311B2 (en) 2007-10-24 2017-09-12 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality
US11862245B2 (en) 2007-10-24 2024-01-02 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality and method of operating
US11488665B2 (en) 2007-10-24 2022-11-01 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality and method of operating
US9209188B2 (en) 2007-11-29 2015-12-08 Zeno Semiconductor, Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US9679648B2 (en) 2007-11-29 2017-06-13 Zeno Semiconductor, Inc. Memory cells, memory cell arrays, methods of using and methods of making
US9236382B2 (en) 2007-11-29 2016-01-12 Zeno Semiconductor, Inc. Method of maintaining the state of semiconductor memory having electrically floating body transistor
US9793277B2 (en) 2007-11-29 2017-10-17 Zeno Semiconductor, Inc. Method of maintaining the state of semiconductor memory having electrically floating body transistor
US9391079B2 (en) 2007-11-29 2016-07-12 Zeno Semiconductor, Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US10032776B2 (en) 2007-11-29 2018-07-24 Zeno Semiconductor, Inc. Method of maintaining the state of semiconductor memory having electrically floating body transistor
US9653467B2 (en) 2007-11-29 2017-05-16 Zeno Semiconductor, Inc. Method of maintaining the state of semiconductor memory having electrically floating body transistor
US9514803B2 (en) 2007-11-29 2016-12-06 Zeno Semiconductor, Inc. Semiconductor memory having electrically floating body transistor
US9257179B2 (en) 2008-04-08 2016-02-09 Zeno Semiconductor, Inc. Semiconductor memory having volatile and multi-bit non-volatile functionality and method of operating
US10818354B2 (en) 2008-04-08 2020-10-27 Zeno Semiconductor, Inc. Semiconductor memory having volatile and multi-bit non-volatile functionality and method of operating
US9928910B2 (en) 2008-04-08 2018-03-27 Zeno Semiconductor, Inc. Semiconductor memory having volatile and multi-bit non-volatile functionality and method of operating
US9646693B2 (en) 2008-04-08 2017-05-09 Zeno Semiconductor, Inc. Semiconductor memory having volatile and multi-bit non-volatile functionality and method of operating
US10210934B2 (en) 2008-04-08 2019-02-19 Zeno Semiconductor, Inc. Semiconductor memory having volatile and multi-bit non-volatile functionality and method of operating
US11404420B2 (en) 2008-08-05 2022-08-02 Zeno Semiconductor, Inc. Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle
US9960166B2 (en) 2008-08-05 2018-05-01 Zeno Semiconductor, Inc. Method of operating semiconductor memory device with floating body transisor using silicon controlled rectifier principle
US9484082B2 (en) 2008-08-05 2016-11-01 Zeno Semiconductor, Inc. Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle
US11785758B2 (en) 2008-08-05 2023-10-10 Zeno Semiconductor, Inc. Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle
US9230965B2 (en) 2008-08-05 2016-01-05 Zeno Semiconductor, Inc. Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle
US10211209B2 (en) 2008-08-05 2019-02-19 Zeno Semiconductor, Inc. Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle
US9761589B2 (en) 2008-08-05 2017-09-12 Zeno Semiconductor, Inc. Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle
US10991698B2 (en) 2008-08-05 2021-04-27 Zeno Semiconductor, Inc. Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle
US10644002B2 (en) 2008-08-05 2020-05-05 Zeno Semiconductor, Inc. Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle
US10867676B2 (en) 2008-08-22 2020-12-15 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating
US10032514B2 (en) 2008-08-22 2018-07-24 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating
US9490012B2 (en) 2008-08-22 2016-11-08 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating
US11727987B2 (en) 2008-08-22 2023-08-15 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating
US10340006B2 (en) 2008-08-22 2019-07-02 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating
US11295813B2 (en) 2008-08-22 2022-04-05 Zeno Semiconductor Inc. Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating
US9812203B2 (en) 2008-08-22 2017-11-07 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating
USRE47381E1 (en) 2008-09-03 2019-05-07 Zeno Semiconductor, Inc. Forming semiconductor cells with regions of varying conductivity
US10163907B2 (en) 2008-09-03 2018-12-25 Zeno Semiconductor, Inc. Method of maintaining the state of semiconductor memory having electrically floating body transistor
US11908899B2 (en) 2009-02-20 2024-02-20 Zeno Semiconductor, Inc. MOSFET and memory cell having improved drain current through back bias application
US9614080B2 (en) 2010-02-07 2017-04-04 Zeno Semiconductor, Inc. Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating
US9747983B2 (en) 2010-02-07 2017-08-29 Zeno Semiconductor, Inc. Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating
US11887666B2 (en) 2010-02-07 2024-01-30 Zeno Semiconductor, Inc. Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating
US10388378B2 (en) 2010-02-07 2019-08-20 Zeno Semiconductor, Inc. Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating
US11004512B2 (en) 2010-02-07 2021-05-11 Zeno Semiconductor, Inc. Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating
US10622069B2 (en) 2010-02-07 2020-04-14 Zeno Semiconductor Inc. Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating
US11551754B2 (en) 2010-02-07 2023-01-10 Zeno Semiconductor, Inc. Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating
US10497443B2 (en) 2010-02-07 2019-12-03 Zeno Semiconductor, Inc. Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating
US10204684B2 (en) 2010-02-07 2019-02-12 Zeno Semiconductor, Inc. Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating
US9455262B2 (en) 2010-02-07 2016-09-27 Zeno Semiconductor, Inc. Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating
US10008266B1 (en) 2010-02-07 2018-06-26 Zeno Semiconductor, Inc Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating
US10461084B2 (en) 2010-03-02 2019-10-29 Zeno Semiconductor, Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US10347636B2 (en) 2010-03-02 2019-07-09 Zeno Semiconductor, Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US11488955B2 (en) 2010-03-02 2022-11-01 Zeno Semiconductor, Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US10056387B2 (en) 2010-03-02 2018-08-21 Zeno Semiconductor, Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US10340276B2 (en) 2010-03-02 2019-07-02 Zeno Semiconductor, Inc. Method of maintaining the state of semiconductor memory having electrically floating body transistor
US9922981B2 (en) 2010-03-02 2018-03-20 Zeno Semiconductor, Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US11018136B2 (en) 2010-03-02 2021-05-25 Zeno Semiconductor, Inc. Method of maintaining the state of semiconductor memory having electrically floating body transistor
US10204908B2 (en) 2010-03-02 2019-02-12 Zeno Semiconductor, Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US10748904B2 (en) 2010-03-02 2020-08-18 Zeno Semiconductor, Inc. Method of maintaining the state of semiconductor memory having electrically floating body transistor
US11037929B2 (en) 2010-03-02 2021-06-15 Zeno Semiconductor Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US10453847B2 (en) 2010-03-02 2019-10-22 Zeno Semiconductor, Inc. Method of maintaining the state of semiconductor memory having electrically floating body transistor
US9704870B2 (en) 2010-03-02 2017-07-11 Zeno Semiconductors, Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US10593675B2 (en) 2010-03-02 2020-03-17 Zeno Semiconductor, Inc. Method of maintaining the state of semiconductor memory having electrically floating body transistor
US10615163B2 (en) 2010-03-02 2020-04-07 Zeno Semiconductor, Inc. Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
US11183498B2 (en) 2010-10-04 2021-11-23 Zeno Semiconductor, Inc. Semiconductor memory device having an electrically floating body transistor
US11737258B2 (en) 2010-10-04 2023-08-22 Zeno Semiconductor, Inc. Semiconductor memory device having an electrically floating body transistor
US9812456B2 (en) 2010-11-16 2017-11-07 Zeno Semiconductor, Inc. Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor
US10804276B2 (en) 2010-11-16 2020-10-13 Zeno Semiconductor, Inc. Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor
US10515968B2 (en) 2010-11-16 2019-12-24 Zeno Semiconductor, Inc. Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor
US10079236B2 (en) 2010-11-16 2018-09-18 Zeno Semiconductor, Inc. Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor
US11063048B2 (en) 2010-11-16 2021-07-13 Zeno Semiconductor, Inc. Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor
US9589963B2 (en) 2010-11-16 2017-03-07 Zeno Semiconductor, Inc. Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor
US11348923B2 (en) 2010-11-16 2022-05-31 Zeno Semiconductor, Inc. Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor
US10707209B2 (en) 2011-03-24 2020-07-07 Zeno Semiconductor, Inc. Asymmetric semiconductor memory device having electrically floating body transistor
US10074653B2 (en) 2011-03-24 2018-09-11 Zeno Semiconductor, Inc. Asymmetric semiconductor memory device having electrically floating body transistor
US11133313B2 (en) 2011-03-24 2021-09-28 Zeno Semiconductor, Inc. Asymmetric semiconductor memory device having electrically floating body transistor
US9524970B2 (en) 2011-03-24 2016-12-20 Zeno Semiconductor, Inc. Asymmetric semiconductor memory device having electrically floating body transistor
US11729961B2 (en) 2011-03-24 2023-08-15 Zeno Semiconductor, Inc. Asymmetric semiconductor memory device having electrically floating body transistor
US11211125B2 (en) 2011-10-13 2021-12-28 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating
US11742022B2 (en) 2011-10-13 2023-08-29 Zeno Semiconductor Inc. Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating
US9666275B2 (en) 2011-10-13 2017-05-30 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating
US10249368B2 (en) 2011-10-13 2019-04-02 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating
US10529424B2 (en) 2011-10-13 2020-01-07 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating
US9922711B2 (en) 2011-10-13 2018-03-20 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating
US10861548B2 (en) 2011-10-13 2020-12-08 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating
US9401206B2 (en) 2011-10-13 2016-07-26 Zeno Semiconductor, Inc. Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating
US9905564B2 (en) 2012-02-16 2018-02-27 Zeno Semiconductors, Inc. Memory cell comprising first and second transistors and methods of operating
US11348922B2 (en) 2012-02-16 2022-05-31 Zeno Semiconductor, Inc. Memory cell comprising first and second transistors and methods of operating
US11974425B2 (en) 2012-02-16 2024-04-30 Zeno Semiconductor, Inc. Memory cell comprising first and second transistors and methods of operating
US10797055B2 (en) 2012-02-16 2020-10-06 Zeno Semiconductor, Inc. Memory cell comprising first and second transistors and methods of operating
US10181471B2 (en) 2012-02-16 2019-01-15 Zeno Semiconductor, Inc. Memory cell comprising first and second transistors and methods of operating
US9576962B2 (en) 2012-04-08 2017-02-21 Zeno Semiconductor, Inc. Memory device having electrically floating body transistor
US9893067B2 (en) 2012-04-08 2018-02-13 Zeno Semiconductor, Inc. Memory device having electrically floating body transistor
US9230651B2 (en) 2012-04-08 2016-01-05 Zeno Semiconductor, Inc. Memory device having electrically floating body transitor
US10978455B2 (en) 2012-04-08 2021-04-13 Zeno Semiconductor, Inc. Memory device having electrically floating body transistor
US10192872B2 (en) 2012-04-08 2019-01-29 Zeno Semiconductor, Inc. Memory device having electrically floating body transistor
US10629599B2 (en) 2012-04-08 2020-04-21 Zeno Semiconductor, Inc. Memory device having electrically floating body transistor
US11417657B2 (en) 2012-04-08 2022-08-16 Zeno Semiconductor, Inc. Memory device having electrically floating body transistor
US11985809B2 (en) 2012-04-08 2024-05-14 Zeno Semiconductor, Inc. Memory device having electrically floating body transistor
US9184215B2 (en) * 2012-09-12 2015-11-10 Globalfoundries Singapore Pte. Ltd. RRAM structure at STI with Si-based selector
US20140158970A1 (en) * 2012-09-12 2014-06-12 Globalfoundries Singapore Pte. Ltd. Novel rram structure at sti with si-based selector
US10026479B2 (en) 2013-01-14 2018-07-17 Zeno Semiconductor, Inc. Content addressable memory device having electrically floating body transistor
US11594280B2 (en) 2013-01-14 2023-02-28 Zeno Semiconductor, Inc. Content addressable memory device having electrically floating body transistor
US10839905B2 (en) 2013-01-14 2020-11-17 Zeno Semiconductor, Inc. Content addressable memory device having electrically floating body transistor
US12080349B2 (en) 2013-01-14 2024-09-03 Zeno Semiconductor, Inc. Content addressable memory device having electrically floating body transistor
US9208880B2 (en) 2013-01-14 2015-12-08 Zeno Semiconductor, Inc. Content addressable memory device having electrically floating body transistor
US10373685B2 (en) 2013-01-14 2019-08-06 Zeno Semiconductor, Inc. Content addressable memory device having electrically floating body transistor
US11881264B2 (en) 2013-01-14 2024-01-23 Zeno Semiconductor, Inc. Content addressable memory device having electrically floating body transistor
US11100994B2 (en) 2013-01-14 2021-08-24 Zeno Semiconductor, Inc. Content addressable memory device having electrically floating body transistor
US10103149B2 (en) 2013-03-09 2018-10-16 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US9431401B2 (en) 2013-03-09 2016-08-30 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US11910589B2 (en) 2013-03-09 2024-02-20 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US11031401B2 (en) 2013-03-09 2021-06-08 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US10461083B2 (en) 2013-03-09 2019-10-29 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US9831247B2 (en) 2013-03-09 2017-11-28 Zeno Semiconductor Inc. Memory device comprising electrically floating body transistor
US9275723B2 (en) 2013-04-10 2016-03-01 Zeno Semiconductor, Inc. Scalable floating body memory cell for memory compilers and method of using floating body memories with memory compilers
US9368625B2 (en) 2013-05-01 2016-06-14 Zeno Semiconductor, Inc. NAND string utilizing floating body memory cell
US10546860B2 (en) 2013-05-01 2020-01-28 Zeno Semiconductor, Inc. NAND string utilizing floating body memory cell
US11818878B2 (en) 2013-05-01 2023-11-14 Zeno Semiconductor, Inc. NAND string utilizing floating body memory cell
US10103148B2 (en) 2013-05-01 2018-10-16 Zeno Semiconductor, Inc. NAND string utilizing floating body memory cell
US11417658B2 (en) 2013-05-01 2022-08-16 Zeno Semiconductor, Inc. NAND string utilizing floating body memory cell
US9704578B2 (en) 2013-05-01 2017-07-11 Zeno Semiconductor, Inc. NAND string utilizing floating body memory cell
US10991697B2 (en) 2013-05-01 2021-04-27 Zeno Semiconductor, Inc. NAND string utilizing floating body memory cell
US9536595B2 (en) 2013-07-10 2017-01-03 Zeno Semiconductor, Inc. Systems and methods for reducing standby power in floating body memory devices
US9281022B2 (en) 2013-07-10 2016-03-08 Zeno Semiconductor, Inc. Systems and methods for reducing standby power in floating body memory devices
US10157663B2 (en) 2013-07-10 2018-12-18 Zeno Semiconductor, Inc. Systems and methods for reducing standby power in floating body memory devices
US10783952B2 (en) 2013-07-10 2020-09-22 Zeno Semiconductor, Inc. Systems and methods for reducing standby power in floating body memory devices
US10354718B2 (en) 2013-07-10 2019-07-16 Zeno Semiconductor, Inc. Systems and methods for reducing standby power in floating body memory devices
US11342018B2 (en) 2013-07-10 2022-05-24 Zeno Semiconductor, Inc. Systems and methods for reducing standby power in floating body memory devices
US9947387B2 (en) 2013-07-10 2018-04-17 Zeno Semiconductor, Inc. Systems and methods for reducing standby power in floating body memory devices
US11769550B2 (en) 2013-07-10 2023-09-26 Zeno Semiconductor, Inc. Systems and methods for reducing standby power in floating body memory devices
US10522213B2 (en) 2014-01-15 2019-12-31 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor
US10141046B2 (en) 2014-01-15 2018-11-27 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor
US10916297B2 (en) 2014-01-15 2021-02-09 Zeno Semiconductor, Inc Memory device comprising an electrically floating body transistor
US11769549B2 (en) 2014-01-15 2023-09-26 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor
US9548119B2 (en) 2014-01-15 2017-01-17 Zeno Semiconductor, Inc Memory device comprising an electrically floating body transistor
US9881667B2 (en) 2014-01-15 2018-01-30 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor
US11328765B2 (en) 2014-01-15 2022-05-10 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor
US9799392B2 (en) 2014-08-15 2017-10-24 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US10580482B2 (en) 2014-08-15 2020-03-03 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US11715515B2 (en) 2014-08-15 2023-08-01 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US9496053B2 (en) 2014-08-15 2016-11-15 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US11250905B2 (en) 2014-08-15 2022-02-15 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US12094526B2 (en) 2014-08-15 2024-09-17 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US10115451B2 (en) 2014-08-15 2018-10-30 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US10923183B2 (en) 2014-08-15 2021-02-16 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US10553683B2 (en) 2015-04-29 2020-02-04 Zeno Semiconductor, Inc. MOSFET and memory cell having improved drain current through back bias application
US11201215B2 (en) 2015-04-29 2021-12-14 Zeno Semiconductor, Inc. MOSFET and memory cell having improved drain current through back bias application
US10854745B2 (en) 2016-11-01 2020-12-01 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor and methods of using
US12046675B2 (en) 2016-11-01 2024-07-23 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor and methods of using
US11769832B2 (en) 2016-11-01 2023-09-26 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor and methods of using
US10079301B2 (en) 2016-11-01 2018-09-18 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor and methods of using
US10529853B2 (en) 2016-11-01 2020-01-07 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor and methods of operating
US11489073B2 (en) 2016-11-01 2022-11-01 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor and methods of operating
US11404419B2 (en) 2018-04-18 2022-08-02 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor
US11882684B2 (en) 2018-04-18 2024-01-23 Zeno Semiconductor Inc. Memory device comprising an electrically floating body transistor
US11943937B2 (en) 2019-01-11 2024-03-26 Zeno Semiconductor Inc. Memory cell and memory array select transistor
US11600663B2 (en) 2019-01-11 2023-03-07 Zeno Semiconductor, Inc. Memory cell and memory array select transistor
US11817457B2 (en) * 2021-01-07 2023-11-14 Globalfoundries Dresden Module One Limited Liability Company & Co. Kg Reconfigurable complementary metal oxide semiconductor device and method
US20220216237A1 (en) * 2021-01-07 2022-07-07 Globalfoundries Dresden Module One Limited Liability Company & Co. Kg Reconfigurable complementary metal oxide semiconductor device and method

Also Published As

Publication number Publication date
JP2007194259A (en) 2007-08-02
US7952162B2 (en) 2011-05-31
US20100181622A1 (en) 2010-07-22

Similar Documents

Publication Publication Date Title
US7952162B2 (en) Semiconductor device and method for manufacturing the same
US7880231B2 (en) Integration of a floating body memory on SOI with logic transistors on bulk substrate
US7052958B1 (en) FinFET CMOS with NVRAM capability
US7170126B2 (en) Structure of vertical strained silicon devices
US6632723B2 (en) Semiconductor device
CN101207155B (en) Floating body memory cell having gates favoring different conductivity type regions
KR100458772B1 (en) Embedded dram on silicon-on-insulator substrate
KR100526725B1 (en) Semiconductor device having patterned soi structure and fabricating method thereof
US7611931B2 (en) Semiconductor structures with body contacts and fabrication methods thereof
US7439568B2 (en) Vertical body-contacted SOI transistor
KR101337763B1 (en) Methods, devices, and systems relating to memory cells having a floating body
US20060049467A1 (en) Body-tied-to-source MOSFETs with asymmetrical source and drain regions and methods of fabricating the same
CN112736036B (en) Semiconductor structure and forming method thereof
JPH08111530A (en) Soi field effect transistor
US9634088B1 (en) Junction formation with reduced CEFF for 22NM FDSOI devices
JP7558180B2 (en) Transistor Channels with Vertically Stacked Nanosheets Connected by Fin-Shaped Bridge Regions
US11621222B2 (en) Integrated filler capacitor cell device and corresponding manufacturing method
WO2001043197A2 (en) Source/drain-on-insulator (s/doi) field effect transistors and method of fabrication
US20230157033A1 (en) Semiconductor structure and forming method therefor
US7173302B2 (en) Integrated circuit arrangement having capacitors and having planar transistors and fabrication method
US7879672B2 (en) eDRAM memory cell structure and method of fabricating
US7723777B2 (en) Semiconductor device and method for making same
US20060231891A1 (en) SOI SRAM products with reduced floating body effect and the method thereof
JP4058403B2 (en) Semiconductor device
JP3798659B2 (en) Memory integrated circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HAMAMOTO, TAKESHI;REEL/FRAME:018538/0862

Effective date: 20061110

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION