US20070091954A1 - Method of selective post-growth tuning of an optical bandgap of a semi-conductor heterostructure and products produced thereof - Google Patents
Method of selective post-growth tuning of an optical bandgap of a semi-conductor heterostructure and products produced thereof Download PDFInfo
- Publication number
- US20070091954A1 US20070091954A1 US11/554,043 US55404306A US2007091954A1 US 20070091954 A1 US20070091954 A1 US 20070091954A1 US 55404306 A US55404306 A US 55404306A US 2007091954 A1 US2007091954 A1 US 2007091954A1
- Authority
- US
- United States
- Prior art keywords
- heterostructure
- layer
- structure according
- layer structure
- interlayer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 46
- 238000000034 method Methods 0.000 title abstract description 44
- 230000003287 optical effect Effects 0.000 title abstract description 25
- 239000010410 layer Substances 0.000 claims abstract description 132
- 239000011229 interlayer Substances 0.000 claims abstract description 70
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract description 40
- 229910052751 metal Inorganic materials 0.000 claims abstract description 21
- 239000002184 metal Substances 0.000 claims abstract description 20
- 239000000377 silicon dioxide Substances 0.000 claims abstract description 20
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 24
- 230000003647 oxidation Effects 0.000 claims description 16
- 238000007254 oxidation reaction Methods 0.000 claims description 16
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 claims description 11
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 claims description 7
- 230000000737 periodic effect Effects 0.000 claims description 6
- 239000002096 quantum dot Substances 0.000 claims description 5
- 239000002356 single layer Substances 0.000 claims 4
- 238000000137 annealing Methods 0.000 abstract description 26
- 229920002120 photoresistant polymer Polymers 0.000 abstract description 11
- 238000000206 photolithography Methods 0.000 abstract description 5
- 239000011248 coating agent Substances 0.000 description 10
- 238000000576 coating method Methods 0.000 description 10
- 238000009792 diffusion process Methods 0.000 description 9
- 238000005468 ion implantation Methods 0.000 description 9
- 238000000103 photoluminescence spectrum Methods 0.000 description 7
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical compound CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 description 6
- 230000007547 defect Effects 0.000 description 6
- 239000007789 gas Substances 0.000 description 6
- 239000000203 mixture Substances 0.000 description 6
- FVRNDBHWWSPNOM-UHFFFAOYSA-L strontium fluoride Chemical compound [F-].[F-].[Sr+2] FVRNDBHWWSPNOM-UHFFFAOYSA-L 0.000 description 6
- 229910001637 strontium fluoride Inorganic materials 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 5
- 238000001228 spectrum Methods 0.000 description 5
- 150000001875 compounds Chemical class 0.000 description 4
- 230000010354 integration Effects 0.000 description 4
- 230000005693 optoelectronics Effects 0.000 description 4
- 238000005424 photoluminescence Methods 0.000 description 4
- 229920006395 saturated elastomer Polymers 0.000 description 4
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 4
- 238000000151 deposition Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 238000001704 evaporation Methods 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 238000011282 treatment Methods 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000008020 evaporation Effects 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 230000035945 sensitivity Effects 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- -1 water vapor saturated oxygen gas Chemical class 0.000 description 2
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical class O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000005587 bubbling Effects 0.000 description 1
- 239000012159 carrier gas Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000000609 electron-beam lithography Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 238000004151 rapid thermal annealing Methods 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000005979 thermal decomposition reaction Methods 0.000 description 1
- 238000002207 thermal evaporation Methods 0.000 description 1
- 230000008646 thermal stress Effects 0.000 description 1
- 238000009279 wet oxidation reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
- H01L21/38—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions
- H01L21/388—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions using diffusion into or out of a solid from or into a liquid phase, e.g. alloy diffusion processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/182—Intermixing or interdiffusion or disordering of III-V heterostructures, e.g. IILD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0095—Post-treatment of devices, e.g. annealing, recrystallisation or short-circuit elimination
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/40—Arrangement of two or more semiconductor lasers, not provided for in groups H01S5/02 - H01S5/30
- H01S5/4025—Array arrangements, e.g. constituted by discrete laser diodes or laser bar
- H01S5/4087—Array arrangements, e.g. constituted by discrete laser diodes or laser bar emitting more than one wavelength
Definitions
- the present invention is related to semi-conductor heterostructures with quantum well, multiple quantum well, superlattice or quantum dot structures.
- the present invention is related to heterostructures of III-IV compound semiconductors, and the method of selective post-growth tuning of an optical bandgap within the heterostructure.
- Working wavelength of photonic devices is determined by an optical bandgap of a semiconductor heterostructure having a quantum well structure, a multiple quantum well structure, a superlattice structure or a quantum dot structure.
- Other opto-electronic components such as waveguides and optical interconnects, need to operate at an optical frequency that is non-resonant with the bandgap.
- Inter-diffusion of atoms in column III or column V or both in the periodic table of elements across a heterojunction of a heterostructure has been widely used to post-growth-tune a bandgap.
- QW intermixing quantum well intermixing
- impurity-induced QW intermixing One method is referred to as impurity-induced QW intermixing and has been demonstrated in a variety of heterostructures by using a diffusion process. See a review article by Marsh, in “Quantum Well Intermixing”, Semiconductor Science and Technology, vol. 8, 1993, pp. 1136-1155. This method suffers from several drawbacks.
- the presence of doping impurities changes conductivity and conductive type, which either deteriorates or completely kills the device performance.
- Introduction of neutral impurities like F and B by ion-implantation generates traps and residual damages, which also deteriorate the device performance.
- the second method is referred to as ion-implantation induced QW intermixing.
- Ion-implantation generates point defects, such as vacancies in places remote from or over an active region.
- a method for QW intermixing by implanting ions directly into an active region and then subjecting the structure to thermal annealing suffers from the fact that a high temperature post-annealing may not fully recover from crystal damages caused by ion-implantation and may introduce inhomogeneous QW intermixing. (See Hirayama et al. in “Ion-Species Dependence of Inter-diffusion in Ion-Implanted GaAs-AlAs Superlattices”, Japanese Journal of Applied Physics, vol. 24, 1985, pp. 1498-1502). Elman et al.
- IFVEI impurity-free vacancy-enhanced intermixing
- IFVEI usually uses a PECVD (plasma enhanced chemical vapor deposition) deposited or e-beam evaporated SiO 2 or spin-on silica as a dielectric layer.
- PECVD plasma enhanced chemical vapor deposition
- SiO 2 e-beam evaporated SiO 2
- spin-on silica as a dielectric layer.
- the use of a spin-on silica film as a dielectric layer has shown several advantages over the others.
- IFVEI as a function of annealing conditions has been well described in the prior art, but the difficulty in spatial selection of IFVEI still remains, particularly in the case where more than two different optical bandgaps are needed in close proximity on a wafer.
- This method suffers from a drawback that in order to allow uniform intermixing at a QW depth by overlapping vacancy diffusion fronts, the dimension of SrF 2 masks has to be smaller than or comparable to diffusion lengths of point defects. Electron beam lithography is usually employed to generate SrF 2 features of sub-micron to one-micron size. Moreover, a SrF 2 mask also induces damages and may crack due to thermal stress at an elevated post-growth annealing temperature. The method is difficult to use under manufacturing conditions, and in giving reproducible results.
- the present invention provides a method of controlling the degree of IFVEI for post-growth tuning of an optical bandgap of a semiconductor heterostructure.
- the resultant layer structure may contain a semi-conductor heterostructure with one or more regions with selectively modified bandgap.
- a metal interlayer is deposited between the heterostructure and a dielectric layer such as silica.
- an oxidized surface is provided between a dielectric layer and the heterostructure. The presence of the oxide layer improves stability and reproducibility in the post-annealing process.
- the oxide layer may be provided between the interlayer and the heterostructure.
- a photoresist mask with a specific pattern is deposited on the surface of the heterostructure so that the interlayer is deposited in an unmasked region whereon post-growth tuning results.
- multiple photolithography is performed to deposit interlayers of varying thickness and/or regions on the heterostructure, followed by thermal post-annealing of the dielectric layer. This method produces heterostructures with optical bandgaps having selectively tuned regions.
- FIGS. 1A and B are schematic diagrams of layer structures according to the present invention.
- FIG. 2 is a schematic diagram of a layer structure according to another embodiment of the present invention ( FIG. 2 a ) or prior art ( FIG. 2 b ).
- FIG. 3 is a photoluminescence spectrum of three single AlGaAs/GaAs quantum well structure without treatment ( FIG. 3A ); with HCl etching, silica coating and post annealing ( FIG. 3B ); and with silica coating followed by post-annealing but without HCl etching ( FIG. 3C )
- FIG. 4 a - d are photoluminescence spectra of layer structures comprising three single AlGaAs/GaAs quantum well structure after various post-growth tuning processes.
- FIG. 5 a - d are interlayer compositions according to various embodiment of the present invention.
- FIG. 6 shows photoluminescence peak wavelengths corresponding to an optical bandgap of a semiconductor heterostructure containing a AlGaAs/GaAs quantum well structure, an Al interlayer and a dielectric layer as a function of the Al interlayer thickness after post-growth tuning.
- FIG. 7 shows photoluminescence peak wavelengths corresponding to an optical bandgap of a semiconductor heterostructure as in FIG. 6 but with the surface of the heterostructure oxidized.
- FIG. 8 shows photoluminescence peak wavelengths corresponding to an optical bandgap of a semiconductor heterostructure containing a InGaAs/GaAs quantum well structure, a Al interlayer and a dielectric layer as a function of an Al interlayer thickness after post-growth tuning.
- FIG. 9 shows photoluminescence peak wavelengths corresponding to an optical bandgap of the same semiconductor heterostructure as that used for FIG. 8 as a function of a Ge interlayer thickness.
- FIG. 10 a - j are steps of a method of making a spatially selective post-growth tuning of an optical bandgap of a semiconductor heterostructure.
- FIG. 11 is a photoluminescence spectrum corresponding to the three selectively tuned regions as shown in FIG. 10 .
- the present invention provides a method for post-growth tuning of an optical band-gap of a semiconductor heterostructure of the Ill-V type, and the layer structure product produced thereof.
- a heterostructure may be a quantum well structure, a multiple quantum well structure, a superlattice structure, or a quantum dot structure.
- the present method is based on principle of impurity-free vacancy-enhanced intermixing (IFVEI), and provides useful applications in areas such as spatially selective post-growth tuning of an optical bandgap for the fabrication of a variety of devices, particularly for integration of opto-electronic and photonic devices.
- One resultant layer structure comprises a metallic interlayer deposited between a semi-conductor heterostructure and a dielectric layer.
- Another resultant structure comprises an oxide layer provided between the heterostructure and the dielectric layer. In the preferred embodiment, the oxide layer is provided between the interlayer and the heterostructure, followed by the coating of a dielectric layer.
- FIG. 1 shows two embodiments of the present invention.
- a metal interlayer 14 is deposited on an oxide layer 13 on the top surface ( FIG. 1A ) or a non-oxidized top surface ( FIG. 1B ) of heterostructure 12 , prior to post-annealing coating of a dielectric layer 11 .
- FIG. 2 a shows a structure in which an oxide layer 103 is provided between the dielectric layer 101 and the heterostructure 102 .
- FIG. 2 b shows a prior art structure in which a dielectric layer 101 is coated onto the surface of a semi-conductor heterostructure 102 .
- Forming an oxide layer on the top surface of the heterostructure before depositing a dielectric layer leads to certain advantages. Comparing with the case where a dielectric layer is directly deposited on an untreated surface for the post-growth tuning process, a proper cleaning followed by oxidation of a processing wafer serves to passivate the top surface of the heterostructure, which prevents undesirable contamination and more importantly makes further processing such as deposition of an interlayer, coating of a dielectric layer, and thermal annealing more reproducible.
- the oxide layer 103 also prevents thermal decomposition of the heterostructure at an elevated temperature required for post-growth tuning.
- FIGS. 3 and 4 show the difference between the two embodiments, and the effect of the oxide layer on the overall post-growth tuning process.
- FIG. 3 shows the photoluminescence spectrum of a layer structure comprising three single AlGaAs/GaAs quantum well structure as grown ( FIG. 3A ) with ( FIG. 3B ) or without ( FIG. 3C ) pretreatment of the top surface of the heterostructure by etching with 10% HCl at room temperature before coating with a dielectric layer of silica. Results in FIG. 3 serves to clarify the surface sensitivity of QW intermixing to different treatments. This sensitivity to surface conditions may affect reproducibility of the degree of post-growth tuning.
- controllability of post-growth tuning is poor if an interlayer is directly deposited on the non-treated surface of a semiconductor heterostructure.
- Better reproducibility and better controllability of post-growth tuning process can be obtained by coating a dielectric layer and the interlayer on an oxide layer formed on the top-surface of the heterostructure
- FIG. 4 shows photoluminescence spectra of one layer structure having three single AlGaAs/GaAs quantum well structures after different post-growth tuning process.
- FIG. 4 a shows a spectrum of the as-grown heterostructure without oxidation, silica coating or post-growth annealing.
- FIG. 4 b is a spectrum of the layer structure after being subjected to post-growth annealing with a dielectric layer of silica.
- FIG. 4 c is a spectrum of the layer structure after oxidation of the top surface of the heterostructure followed by post-annealing with silica coating. The oxidation was performed in flowing water vapor saturated oxygen gas at 500° C. for 40 minutes.
- FIG. 4 a shows photoluminescence spectra of one layer structure having three single AlGaAs/GaAs quantum well structures after different post-growth tuning process.
- FIG. 4 a shows a spectrum of the as-grown heterostructure without oxidation, silica coating or post-growth annea
- 4 d is the spectrum of the same heterostructure subjected to the same post-growth tuning process as in FIG. 4 c except that the oxidation process was performed for 80 minutes. Comparing the spectra after the various treatment, results show that the layer structure which contains an oxide layer 13 may slightly affect the degree of post-growth tuning. However, the thickness of the oxide layer itself does not appear to play a significant role in determining optical and electrical properties of post-growth-tuned heterostructures.
- an oxide layer 13 can be formed on the top-surface of the heterostructure by thermal oxidation, in the ambient of a flowing water vapor saturated O 2 gas or a flowing dry O 2 gas or a flowing H 2 O 2 vapor saturated gas, at a temperature between 300-600° C., preferentially between 400-550° C., or other conventional oxidising conditions.
- the oxidation occurs even in a compound semiconductor without containing any Al content, such as GaAs.
- the vapor-saturated gases are obtained by bubbling a carrier gas through H 2 O or H 2 O 2 , being maintained at a bath-temperature between 10-100° C.
- the oxidation reproducibly results in a uniform, stable, continuous film varying in color from light brown to dark brown, depending on its thickness and composition.
- the thickness and composition of an oxide layer 13 is determined by oxidation temperature and duration, types and flow rates of flowing gases, temperature of H 2 O or H 2 O 2 bath, and composition of the top layer of heterostructure 12 .
- Post-growth tuning relies on the amount of atomic vacancies of elements in column III or column V or both in the periodic table of elements generated at an interface between a dielectric layer and the top-surface of heterostructure, and consequent diffusion of these vacancies into the structure at an elevated post-growth annealing temperature.
- a number of parameters such as temperature and duration of post-growth annealing process, properties (thickness, composition, etc.) of a dielectric layer, as well as compositions of compound semiconductor layers making up the heterostructure affect the degree of post-growth tuning.
- interlayer may comprise a single, multiple elemental or alloyed metal layer structure.
- FIG. 5 a presents a single elemental metal inter-layer structure.
- FIG. 5 b details a single alloyed metal inter-layer structure.
- FIG. 5 c shows a multiple elemental metal inter-layer structure.
- FIG. 5 d gives a multiple alloyed metal inter-layer structure. (M, N . . . m, n, . . . represent different metal elements). These examples are used as illustration only. Other combinations may be determined by one of ordinary skill in the art based on the teachings disclosed herein.
- the preferred elements forming the interlayer are those with a very low diffusivity in the heterostructure, those making no doping effect in the heterostructure, and more preferably, those elements forming the heterostructure.
- preferred elements may be chosen from columns III and V in the periodic table of elements.
- the interlayer is made of Aluminum for structures with AlGaAs/GaAs quantum wells.
- the interlayer can be deposited on an oxide layer previously formed on the heterostructure or on a non-oxidized top-surface of the heterostructure using conventional thermal evaporation or e-beam evaporation method.
- the controllability of the degree of post-growth tuning is implemented by changing parameters such as thickness, structure, and elemental content of the interlayer.
- the dielectric layer may be made of any reactive dielectric material which contains basic elements of silicon and oxygen, such as SiO 2 or silica, and may be deposited by any deposition method. This layer may also contain other elements such as N and F.
- the process in accordance with the present invention is very simple, affordable and flexible, and also compatible with well known semi-conductor processes such as photolithography.
- the use of a photoresist mask and lift-off process allow the spatial selection of the region where post-growth tuning is desired. More importantly, the use of different interlayers may permit one skilled in the art to implement different degrees of post-growth tuning to different desired regions after one post-growth annealing process. This may pave the way to integration of photonic and opto-electronic devices.
- An AlGaAs/GaAs quantum well heterostructure comprising several alternating AlGaAs and GaAs layers each about tens to hundreds of Angstroms thick was grown on a GaAs substrate.
- An Al interlayer having thickness varying from 0 ⁇ to 600 ⁇ was evaporated on the top-surface of the heterostructure, coated with a dielectric layer of silica and followed by a thermal annealing at 850° C. for 20 minutes in the forming gas ambience. No oxide layer was provided.
- post-growth tuning was affected by adding an Al interlayer between dielectric layer and heterostructure. The degree of tuning varied according to the thickness of the Al interlayer, but does not display a linear dependence due to the absence of the oxide layer.
- Example 2 The same heterostructure as in Example 1 was used, but the Al interlayers were deposited on an oxide layer formed on the top surface of the heterostructure.
- the oxide layer was formed by flowing water-saturated oxygen gas over the structure at 500° C. for 40 minutes.
- the thickness of oxide layer was about 150 ⁇ .
- post-growth tuning depends linearly on the thickness of an Al interlayer. Comparing with FIG. 6 , an oxide layer significantly improves reliability of post-growth tuning. Post-growth tuning can therefore be simply and predictably controlled by the thickness of an Al interlayer.
- An InGaAs/GaAs quantum well heterostructure comprising several alternating InGaAs and GaAs layers each about tens to hundreds of Angstroms thick was grown on a GaAs substrate.
- An Al interlayer having thickness varying from 0 ⁇ to 600 ⁇ was evaporated onto an oxide layer formed on the top-surface of the heterostructure, and then coated with a dielectric layer of silica, finally followed by a thermal annealing process.
- the oxidation and thermal annealing conditions are the same as that of Example 2.
- the thickness of oxide layer was about 150 ⁇ .
- the close circles in FIG. 8 show that post-growth tuning in this embodiment depends non-linearly on the thickness of an Al interlayer.
- the layer structure used in this example is similar to that in Example 3, except that a Ge interlayer of varying thickness was deposited on the oxide layer instead of Al prior to coating the same silica layer.
- the Ge interlayer was deposited by e-beam evaporation.
- post-growth tuning under these conditions depends linearly on the thickness of a Ge interlayer. Therefore post-growth tuning can be simply and predictably controlled by the thickness of a Ge interlayer.
- This example shows how photolithography can be conveniently used to produce layer structures with spatially tuned bandgap in the heterostructure.
- a semiconductor heterostructure 15 was first subjected to oxidation according to any of the oxidation methods disclosed above. Oxidation resulted in an oxide layer 16 on the top-surface of the heterostructure 15 .
- a photoresist mask 17 with a specific pattern was laid down on oxide layer 16 .
- a thin Al interlayer 18 having a uniform thickness of, for example, 100 ⁇ was then evaporated on photoresist mask 17 (see FIG. 10 b ).
- the photoresist mask was then lift-off by the usual processes, such as in Acetone, leaving a first patterned Al interlayer 18 on oxide layer (see FIG. 10 c ).
- a photoresist mask 19 with another specific pattern was laid down on oxide layer 16 , and the second Al interlayer 20 having another thickness, for example, 200 ⁇ , was evaporated on photoresist mask 19 (see FIG. 10 e ).
- the structure was lift-off in Acetone, leaving a second patterned Al interlayer 20 on the oxide layer (see FIG. 10 f ).
- a photoresist mask 21 with a further specific pattern was laid down on oxide layer 16 .
- a third Al interlayer 22 having another further thickness, for example 600 ⁇ was evaporated on photoresist mask 21 (see FIG. 10 h ).
- the structure is lift-off in Acetone, leaving a third patterned Al interlayer 22 on the oxide layer (see FIG. 10I ).
- the layer structure was then coated with a dielectric layer 23 as shown in FIG. 10 j.
- optical band-gaps of three regions correspondingly having different Al inter-layers are different due to different degrees of post-growth tuning.
- the photoluminescence spectrum of a layer structure produced using the method described in Example 5 is shown in FIG. 11
- Three photoluminescence spectra (Ref. numerals 27 , 28 and 29 ) were obtained from three defined regions having different Al interlayers.
- the peak wavelengths correspond to optical band-gaps of the heterostructure. This demonstrates spatially selective tuning of an optical band gap across a wafer using the techniques disclosed.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Recrystallisation Techniques (AREA)
Abstract
A method of controlling the degree of IFVEI for post-growth tuning of an optical bandgap of a semiconductor heterostructure. The resultant layer structure may contain a semi-conductor heterostructure with one or more regions with selectively modified bandgap. According to one aspect of the invention, a metal interlayer is deposited between the heterostructure and a dielectric layer such as silica. According to another aspect of the invention, an oxidized surface is provided between a dielectric layer and the heterostructure. The presence of the oxide layer improves stability and reproducibility in the post-annealing process. In a further aspect, the oxide layer may be provided between the interlayer and the heterostructure. In one embodiment of the invention, a photoresist mask with a specific pattern is deposited on the surface of the heterostructure so that the interlayer is deposited in an unmasked region whereon post-growth tuning results. In another embodiment, multiple photolithography is performed to deposit interlayers of varying thickness and/or regions on the heterostructure, followed by thermal post-annealing of the dielectric layer. This method produces heterostructures with optical bandgaps having selectively tuned regions.
Description
- This application is a divisional application of U.S. patent application Ser. No. 09/423,401 filed on Nov. 5, 1999.
- The present invention is related to semi-conductor heterostructures with quantum well, multiple quantum well, superlattice or quantum dot structures. In particular, the present invention is related to heterostructures of III-IV compound semiconductors, and the method of selective post-growth tuning of an optical bandgap within the heterostructure.
- Working wavelength of photonic devices, such as semiconductor lasers and modulators, is determined by an optical bandgap of a semiconductor heterostructure having a quantum well structure, a multiple quantum well structure, a superlattice structure or a quantum dot structure. Other opto-electronic components, such as waveguides and optical interconnects, need to operate at an optical frequency that is non-resonant with the bandgap. To achieve monolithic integration of opto-electronic and photonic devices, one should be able to selectively modify bandgap across a wafer.
- Inter-diffusion of atoms in column III or column V or both in the periodic table of elements across a heterojunction of a heterostructure (in short, called as quantum well intermixing, or QW intermixing) has been widely used to post-growth-tune a bandgap. Several methods are well known in the prior art to enhance inter-diffusion.
- One method is referred to as impurity-induced QW intermixing and has been demonstrated in a variety of heterostructures by using a diffusion process. See a review article by Marsh, in “Quantum Well Intermixing”, Semiconductor Science and Technology, vol. 8, 1993, pp. 1136-1155. This method suffers from several drawbacks. The presence of doping impurities changes conductivity and conductive type, which either deteriorates or completely kills the device performance. Introduction of neutral impurities like F and B by ion-implantation generates traps and residual damages, which also deteriorate the device performance.
- The second method is referred to as ion-implantation induced QW intermixing. Ion-implantation generates point defects, such as vacancies in places remote from or over an active region. A method for QW intermixing by implanting ions directly into an active region and then subjecting the structure to thermal annealing suffers from the fact that a high temperature post-annealing may not fully recover from crystal damages caused by ion-implantation and may introduce inhomogeneous QW intermixing. (See Hirayama et al. in “Ion-Species Dependence of Inter-diffusion in Ion-Implanted GaAs-AlAs Superlattices”, Japanese Journal of Applied Physics, vol. 24, 1985, pp. 1498-1502). Elman et al. in U.S. Pat. No. 5,238,868 disclosed a method for QW intermixing, in which vacancies and defects generated by ion-implantation are spatially separated from an active region, and in post-annealing, redistribution of those vacancies and defects enhances QW intermixing. This type of methods involves multiple ion-implantation and thermal annealing (see Charbonneau et al. in U.S. Pat. No. 5,395,793). Re-growth is required in some cases where a top ion-implantation damaged region needs to be removed after QW intermixing (See Paquette et al. in “Blueshifting of InGaAsP/InP laser diodes by low energy ion implantation”, Applied Physics Letters, vol. 71, 1997, pp. 3749-3751). A large dose of ion-implantation required for a large post-growth tuning often degrades the quality of the heterostructure. (See, Tan et al. in “Wavelength shifting in GaAs quantum well lasers by proton irradiation”, in Applied Physics Letters, vol. 71, 1997, pp. 2680-2682).
- A third method is commonly referred to as impurity-free vacancy-enhanced intermixing (IFVEI) of QWs. IFVEI has been extensively investigated since its initial report by Deppe et al. in Applied Physics Letters, vol. 49, 1986, pp. 510-512. In IFVEI, a dielectric layer is deposited on the top-surface of the heterostructure. At an elevated post-annealing temperature, atomic vacancies of elements in column III, column V or both in the periodic table of elements, such as Ga, or P vacancies, are generated at an interface between the dielectric layer and the top-surface of the heterostructure. A subsequent diffusion of these vacancies into a heterojunction of the heterostructure enhances inter-diffusion of atoms in column III or column V or both in the periodic table of elements across the heterojunction or in other words, enhances QW intermixing. Comparing the above-mentioned methods, the effect of IFVEI on degradation of electrical and optical properties is minimal, which is especially advantageous if intermixed regions are to be used as an active region or part of an active region in a device. IFVEI usually uses a PECVD (plasma enhanced chemical vapor deposition) deposited or e-beam evaporated SiO2 or spin-on silica as a dielectric layer. The use of a spin-on silica film as a dielectric layer has shown several advantages over the others. IFVEI as a function of annealing conditions has been well described in the prior art, but the difficulty in spatial selection of IFVEI still remains, particularly in the case where more than two different optical bandgaps are needed in close proximity on a wafer.
- An approach for spatially selective IFVEI was the use of SrF2 as a layer to inhibit QW intermixing. When the SrF2 coverage varies from 0% to 50%, by varying the space between 1 mm stripes of SrF2, the wavelength shift at 77K varies from 20 nm to 5 nm in a non-linear way after 30 s annealing at 925° C. (See Ooi et al. in IEEE Journal of Quantum Electronics, vol. 33, 1997, pp. 1784-1793). This method suffers from a drawback that in order to allow uniform intermixing at a QW depth by overlapping vacancy diffusion fronts, the dimension of SrF2 masks has to be smaller than or comparable to diffusion lengths of point defects. Electron beam lithography is usually employed to generate SrF2 features of sub-micron to one-micron size. Moreover, a SrF2 mask also induces damages and may crack due to thermal stress at an elevated post-growth annealing temperature. The method is difficult to use under manufacturing conditions, and in giving reproducible results.
- Cohen et al. (Applied Physics Letters 73:803-805, 1998) described how point defects can be engineered when epitaxial layers covered by a GaAs oxide layer are annealed at a high temperature. This oxide covered quantum wells was found to have interdiffusion of an order of magnitude higher than uncovered layers. When a thin layer of Al was evaporated over the oxide layer prior to rapid thermal annealing, the rate of interdiffusion was found to be reduced by more than an order of magnitude compared to uncovered ones. It was found that QW interdiffusion can be either increased or decreased during high-temperature processing by manipulation of the point defect concentrations.
- It is an object of the present invention to provide a simple and effective method for post-growth tuning of an optical bandgap of a semi-conductor heterostructure.
- It is another object of the present invention to provide a method for spatially selective post-growth tuning of an optical bandgap of a semi-conductor heterostructure.
- It is yet another object of the present invention to provide a layered structure having a semi-conductor heterostructure which has modified bandgaps thereacross.
- The present invention provides a method of controlling the degree of IFVEI for post-growth tuning of an optical bandgap of a semiconductor heterostructure. The resultant layer structure may contain a semi-conductor heterostructure with one or more regions with selectively modified bandgap. According to one aspect of the invention, a metal interlayer is deposited between the heterostructure and a dielectric layer such as silica. According to another aspect of the invention, an oxidized surface is provided between a dielectric layer and the heterostructure. The presence of the oxide layer improves stability and reproducibility in the post-annealing process. In a further aspect, the oxide layer may be provided between the interlayer and the heterostructure. In one embodiment of the invention, a photoresist mask with a specific pattern is deposited on the surface of the heterostructure so that the interlayer is deposited in an unmasked region whereon post-growth tuning results. In another embodiment, multiple photolithography is performed to deposit interlayers of varying thickness and/or regions on the heterostructure, followed by thermal post-annealing of the dielectric layer. This method produces heterostructures with optical bandgaps having selectively tuned regions.
-
FIGS. 1A and B are schematic diagrams of layer structures according to the present invention. -
FIG. 2 is a schematic diagram of a layer structure according to another embodiment of the present invention (FIG. 2 a) or prior art (FIG. 2 b). -
FIG. 3 is a photoluminescence spectrum of three single AlGaAs/GaAs quantum well structure without treatment (FIG. 3A ); with HCl etching, silica coating and post annealing (FIG. 3B ); and with silica coating followed by post-annealing but without HCl etching (FIG. 3C ) -
FIG. 4 a-d are photoluminescence spectra of layer structures comprising three single AlGaAs/GaAs quantum well structure after various post-growth tuning processes. -
FIG. 5 a-d are interlayer compositions according to various embodiment of the present invention. -
FIG. 6 shows photoluminescence peak wavelengths corresponding to an optical bandgap of a semiconductor heterostructure containing a AlGaAs/GaAs quantum well structure, an Al interlayer and a dielectric layer as a function of the Al interlayer thickness after post-growth tuning. -
FIG. 7 shows photoluminescence peak wavelengths corresponding to an optical bandgap of a semiconductor heterostructure as inFIG. 6 but with the surface of the heterostructure oxidized. -
FIG. 8 shows photoluminescence peak wavelengths corresponding to an optical bandgap of a semiconductor heterostructure containing a InGaAs/GaAs quantum well structure, a Al interlayer and a dielectric layer as a function of an Al interlayer thickness after post-growth tuning. -
FIG. 9 shows photoluminescence peak wavelengths corresponding to an optical bandgap of the same semiconductor heterostructure as that used forFIG. 8 as a function of a Ge interlayer thickness. -
FIG. 10 a-j are steps of a method of making a spatially selective post-growth tuning of an optical bandgap of a semiconductor heterostructure. -
FIG. 11 is a photoluminescence spectrum corresponding to the three selectively tuned regions as shown inFIG. 10 . - The present invention provides a method for post-growth tuning of an optical band-gap of a semiconductor heterostructure of the Ill-V type, and the layer structure product produced thereof. A heterostructure may be a quantum well structure, a multiple quantum well structure, a superlattice structure, or a quantum dot structure. The present method is based on principle of impurity-free vacancy-enhanced intermixing (IFVEI), and provides useful applications in areas such as spatially selective post-growth tuning of an optical bandgap for the fabrication of a variety of devices, particularly for integration of opto-electronic and photonic devices. One resultant layer structure comprises a metallic interlayer deposited between a semi-conductor heterostructure and a dielectric layer. Another resultant structure comprises an oxide layer provided between the heterostructure and the dielectric layer. In the preferred embodiment, the oxide layer is provided between the interlayer and the heterostructure, followed by the coating of a dielectric layer.
-
FIG. 1 shows two embodiments of the present invention. Ametal interlayer 14 is deposited on anoxide layer 13 on the top surface (FIG. 1A ) or a non-oxidized top surface (FIG. 1B ) ofheterostructure 12, prior to post-annealing coating of adielectric layer 11. -
FIG. 2 a shows a structure in which anoxide layer 103 is provided between thedielectric layer 101 and theheterostructure 102.FIG. 2 b shows a prior art structure in which adielectric layer 101 is coated onto the surface of asemi-conductor heterostructure 102. Forming an oxide layer on the top surface of the heterostructure before depositing a dielectric layer leads to certain advantages. Comparing with the case where a dielectric layer is directly deposited on an untreated surface for the post-growth tuning process, a proper cleaning followed by oxidation of a processing wafer serves to passivate the top surface of the heterostructure, which prevents undesirable contamination and more importantly makes further processing such as deposition of an interlayer, coating of a dielectric layer, and thermal annealing more reproducible. Theoxide layer 103 also prevents thermal decomposition of the heterostructure at an elevated temperature required for post-growth tuning. -
FIGS. 3 and 4 show the difference between the two embodiments, and the effect of the oxide layer on the overall post-growth tuning process.FIG. 3 shows the photoluminescence spectrum of a layer structure comprising three single AlGaAs/GaAs quantum well structure as grown (FIG. 3A ) with (FIG. 3B ) or without (FIG. 3C ) pretreatment of the top surface of the heterostructure by etching with 10% HCl at room temperature before coating with a dielectric layer of silica. Results inFIG. 3 serves to clarify the surface sensitivity of QW intermixing to different treatments. This sensitivity to surface conditions may affect reproducibility of the degree of post-growth tuning. As will be described below, controllability of post-growth tuning is poor if an interlayer is directly deposited on the non-treated surface of a semiconductor heterostructure. Better reproducibility and better controllability of post-growth tuning process can be obtained by coating a dielectric layer and the interlayer on an oxide layer formed on the top-surface of the heterostructure -
FIG. 4 shows photoluminescence spectra of one layer structure having three single AlGaAs/GaAs quantum well structures after different post-growth tuning process.FIG. 4 a shows a spectrum of the as-grown heterostructure without oxidation, silica coating or post-growth annealing.FIG. 4 b is a spectrum of the layer structure after being subjected to post-growth annealing with a dielectric layer of silica.FIG. 4 c is a spectrum of the layer structure after oxidation of the top surface of the heterostructure followed by post-annealing with silica coating. The oxidation was performed in flowing water vapor saturated oxygen gas at 500° C. for 40 minutes.FIG. 4 d is the spectrum of the same heterostructure subjected to the same post-growth tuning process as inFIG. 4 c except that the oxidation process was performed for 80 minutes. Comparing the spectra after the various treatment, results show that the layer structure which contains anoxide layer 13 may slightly affect the degree of post-growth tuning. However, the thickness of the oxide layer itself does not appear to play a significant role in determining optical and electrical properties of post-growth-tuned heterostructures. - Wet-oxidation of compound semiconductors is a well known process in device fabrication. The oxidation is usually conducted in a layer containing a high Al mole fraction at a temperature of about 450° C. with flowing N2 saturated with water vapor. Under those conditions, however, an oxidation rate for III-V semiconductors containing a low Al mole fraction is very slow.
- In accordance with the present invention, an
oxide layer 13 can be formed on the top-surface of the heterostructure by thermal oxidation, in the ambient of a flowing water vapor saturated O2 gas or a flowing dry O2 gas or a flowing H2O2 vapor saturated gas, at a temperature between 300-600° C., preferentially between 400-550° C., or other conventional oxidising conditions. The oxidation occurs even in a compound semiconductor without containing any Al content, such as GaAs. The vapor-saturated gases are obtained by bubbling a carrier gas through H2O or H2O2, being maintained at a bath-temperature between 10-100° C. The oxidation reproducibly results in a uniform, stable, continuous film varying in color from light brown to dark brown, depending on its thickness and composition. The thickness and composition of anoxide layer 13 is determined by oxidation temperature and duration, types and flow rates of flowing gases, temperature of H2O or H2O2 bath, and composition of the top layer ofheterostructure 12. - Post-growth tuning relies on the amount of atomic vacancies of elements in column III or column V or both in the periodic table of elements generated at an interface between a dielectric layer and the top-surface of heterostructure, and consequent diffusion of these vacancies into the structure at an elevated post-growth annealing temperature. A number of parameters such as temperature and duration of post-growth annealing process, properties (thickness, composition, etc.) of a dielectric layer, as well as compositions of compound semiconductor layers making up the heterostructure affect the degree of post-growth tuning.
- With reference to
FIG. 5 , this invention further discloses that interlayer (forexample layer 14 ofFIG. 1 ) may comprise a single, multiple elemental or alloyed metal layer structure.FIG. 5 a presents a single elemental metal inter-layer structure.FIG. 5 b details a single alloyed metal inter-layer structure.FIG. 5 c shows a multiple elemental metal inter-layer structure.FIG. 5 d gives a multiple alloyed metal inter-layer structure. (M, N . . . m, n, . . . represent different metal elements). These examples are used as illustration only. Other combinations may be determined by one of ordinary skill in the art based on the teachings disclosed herein. - The preferred elements forming the interlayer are those with a very low diffusivity in the heterostructure, those making no doping effect in the heterostructure, and more preferably, those elements forming the heterostructure. For the type of III-V semiconductors, preferred elements may be chosen from columns III and V in the periodic table of elements. More preferably, the interlayer is made of Aluminum for structures with AlGaAs/GaAs quantum wells. The interlayer can be deposited on an oxide layer previously formed on the heterostructure or on a non-oxidized top-surface of the heterostructure using conventional thermal evaporation or e-beam evaporation method. The controllability of the degree of post-growth tuning is implemented by changing parameters such as thickness, structure, and elemental content of the interlayer.
- The dielectric layer may be made of any reactive dielectric material which contains basic elements of silicon and oxygen, such as SiO2 or silica, and may be deposited by any deposition method. This layer may also contain other elements such as N and F.
- The process in accordance with the present invention is very simple, affordable and flexible, and also compatible with well known semi-conductor processes such as photolithography. The use of a photoresist mask and lift-off process allow the spatial selection of the region where post-growth tuning is desired. More importantly, the use of different interlayers may permit one skilled in the art to implement different degrees of post-growth tuning to different desired regions after one post-growth annealing process. This may pave the way to integration of photonic and opto-electronic devices.
- An implementation of the present invention is described in more detail below by way of non-limiting example, and with reference to the accompanying drawings.
- An AlGaAs/GaAs quantum well heterostructure comprising several alternating AlGaAs and GaAs layers each about tens to hundreds of Angstroms thick was grown on a GaAs substrate. An Al interlayer having thickness varying from 0 Å to 600 Å was evaporated on the top-surface of the heterostructure, coated with a dielectric layer of silica and followed by a thermal annealing at 850° C. for 20 minutes in the forming gas ambience. No oxide layer was provided. As shown in
FIG. 6 , post-growth tuning was affected by adding an Al interlayer between dielectric layer and heterostructure. The degree of tuning varied according to the thickness of the Al interlayer, but does not display a linear dependence due to the absence of the oxide layer. - The same heterostructure as in Example 1 was used, but the Al interlayers were deposited on an oxide layer formed on the top surface of the heterostructure. The oxide layer was formed by flowing water-saturated oxygen gas over the structure at 500° C. for 40 minutes. The thickness of oxide layer was about 150 Å. As shown in
FIG. 7 , post-growth tuning depends linearly on the thickness of an Al interlayer. Comparing withFIG. 6 , an oxide layer significantly improves reliability of post-growth tuning. Post-growth tuning can therefore be simply and predictably controlled by the thickness of an Al interlayer. - An InGaAs/GaAs quantum well heterostructure comprising several alternating InGaAs and GaAs layers each about tens to hundreds of Angstroms thick was grown on a GaAs substrate. An Al interlayer having thickness varying from 0 Å to 600 Å was evaporated onto an oxide layer formed on the top-surface of the heterostructure, and then coated with a dielectric layer of silica, finally followed by a thermal annealing process. The oxidation and thermal annealing conditions are the same as that of Example 2. The thickness of oxide layer was about 150 Å. The close circles in
FIG. 8 show that post-growth tuning in this embodiment depends non-linearly on the thickness of an Al interlayer. - The layer structure used in this example is similar to that in Example 3, except that a Ge interlayer of varying thickness was deposited on the oxide layer instead of Al prior to coating the same silica layer. The Ge interlayer was deposited by e-beam evaporation. As shown in
FIG. 9 , post-growth tuning under these conditions depends linearly on the thickness of a Ge interlayer. Therefore post-growth tuning can be simply and predictably controlled by the thickness of a Ge interlayer. - This example shows how photolithography can be conveniently used to produce layer structures with spatially tuned bandgap in the heterostructure. With reference to
FIG. 10 a, asemiconductor heterostructure 15 was first subjected to oxidation according to any of the oxidation methods disclosed above. Oxidation resulted in anoxide layer 16 on the top-surface of theheterostructure 15. Aphotoresist mask 17 with a specific pattern was laid down onoxide layer 16. - A
thin Al interlayer 18 having a uniform thickness of, for example, 100 Å was then evaporated on photoresist mask 17 (seeFIG. 10 b). The photoresist mask was then lift-off by the usual processes, such as in Acetone, leaving a first patternedAl interlayer 18 on oxide layer (seeFIG. 10 c). - With reference to
FIG. 10 d, aphotoresist mask 19 with another specific pattern was laid down onoxide layer 16, and thesecond Al interlayer 20 having another thickness, for example, 200 Å, was evaporated on photoresist mask 19 (seeFIG. 10 e). The structure was lift-off in Acetone, leaving a second patternedAl interlayer 20 on the oxide layer (seeFIG. 10 f). - With reference to
FIG. 10 g, aphotoresist mask 21 with a further specific pattern was laid down onoxide layer 16. Athird Al interlayer 22 having another further thickness, for example 600 Å was evaporated on photoresist mask 21 (seeFIG. 10 h). The structure is lift-off in Acetone, leaving a thirdpatterned Al interlayer 22 on the oxide layer (seeFIG. 10I ). The layer structure was then coated with adielectric layer 23 as shown inFIG. 10 j. - After being subjected to a thermal annealing process, optical band-gaps of three regions correspondingly having different Al inter-layers are different due to different degrees of post-growth tuning. The photoluminescence spectrum of a layer structure produced using the method described in Example 5 is shown in
FIG. 11 Three photoluminescence spectra (Ref.numerals - Not limiting to the process described above, it is clear that the use of multiple photoresist masks, followed by the evaporation of different inter-layers allows one skilled to implement many spatially selective post-growth tuning of an optical bandgap of a semiconductor heterostructure in a controlled way based in the teaching disclosed herein. The structure is particularly useful for the fabrication of multiple wavelength laser arrays, and integration of lasers, modulators and other devices to a chip.
- While the present invention has been described particularly with references to FIGS. 1 to 11 with emphasis on a post-growth tuning method using an Al or Ge interlayer and photolithography, it should be understood that the figures are for illustration only and should not be taken as limitation on the invention. It is contemplated that many changes and modifications may be made by one of ordinary skill in the art without departing from the spirit and the scope of the invention described.
Claims (24)
1. A layer structure comprising:
a semi-conductor heterostructure;
at least one metallic interlayer deposited next to at least one surface and in at least one region of said semiconductor heterostructure; and
a dielectric layer coated next to said at least one metallic interlayer.
2. A layer structure according to claim 1 , wherein only one surface is deposited with said at least one metallic interlayer.
3. A layer structure according to claim 1 , wherein only the top surface is deposited with said at least one metallic interlayer.
4. A layer structure according to claim 1 , further comprising an oxide layer between said semiconductor heterostructure and said at least one metallic interlayer.
5. A layer structure according to claim 2 further comprising an oxide layer between said semiconductor heterostructure and said at least one metallic interlayer.
6. A layer structure according to claim 2 , wherein said semiconductor heterostructure is a single quantum well structure, a multiple quantum well structure, a superlattice structure or a quantum dot structure.
7. A layer structure according to claim 2 , wherein said semiconductor heterostructure comprises:
a As/GaAs quantum well structure having a plurality of alternating AlGaAs and GaAs layers; or
an InGaAs/GaAs quantum well structure having a plurality of alternating InGaAs and GaAs layers.
8. A layer structure according to claim 2 , wherein said at least one metallic interlayer comprises a single layer of metal, a single layer of alloyed metal, multiple layers of metal, multiple layers of alloyed metal, or multiple layers of metal and alloyed metal.
9. A layer structure according to claim 2 , wherein said at least one metallic interlayer is 1 to 10,000 angstrom thick.
10. A layer structure according to claim 2 , wherein said at least one metallic interlayer is 10 to 500 angstrom thick.
11. A layer structure according to claim 2 , wherein a plurality of metallic interlayers are deposited in different regions of said semiconductor heterostructure.
12. A layer structure according to claim 2 , wherein a plurality of metallic interlayers are deposited in different regions of said semiconductor heterostructure, and at least two of said metallic interlayers have different thicknesses.
13. A layer structure according to claim 2 , wherein said dielectric layer is made from silica oxide or silica.
14. A layer structure according to claim 5 , wherein said semiconductor heterostructure is a single quantum well structure, a multiple quantum well structure, a superlattice structure or a quantum dot structure.
15. A layer structure according to claim 5 , wherein said semiconductor heterostructure comprises:
a AlGaAs/GaAs quantum well structure having a plurality of alternating AlGaAs and GaAs layers; or
an InGaAs/GaAs quantum well structure having a plurality of alternating InGaAs and GaAs layers.
16. A layer structure according to claim 5 , wherein said at least one metallic interlayer comprises a single layer of metal, a single layer of alloyed metal, multiple layers of metal, multiple layers of alloyed metal, or multiple layers of metal and alloyed metal.
17. A layer structure according to claim 5 , wherein said at least one metallic interlayer is 1 to 10,000 angstrom thick.
18. A layer structure according to claim 5 , wherein said at least one metallic interlayer is 10 to 500 angstrom thick.
19. A layer structure according to claim 5 , wherein a plurality of metallic interlayers are deposited in different regions of said semiconductor heterostructure.
20. A layer structure according to claim 5 , wherein a plurality of metallic interlayers are deposited in different regions of said semiconductor heterostructure, and at least two of said metallic interlayers have different thicknesses.
21. A layer structure according to claim 5 , wherein said semiconductor heterostructure is made from elements from column III to V of the periodic table of elements.
22. A layer structure according to claim 5 , wherein said dielectric layer is made from silica oxide or silica.
23. A layer structure comprising:
a semi-conductor heterostructure;
at least one oxide layer formed on at least one surface of said semiconductor heterostructure; and
a dielectric layer coated next to said oxide layer.
24. A layer structure according to claim 23 , wherein said at least one oxide layer is formed by the oxidation of said surface of said semiconductor heterostructure.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/554,043 US20070091954A1 (en) | 1998-11-06 | 2006-10-30 | Method of selective post-growth tuning of an optical bandgap of a semi-conductor heterostructure and products produced thereof |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SG9804027A SG85604A1 (en) | 1998-11-06 | 1998-11-06 | Method of selective post-growth tuning of an optical bandgap of a semi-conductor heterostructure and products produced thereof |
SG9804027-2 | 1998-11-06 | ||
US09/423,401 US7151061B1 (en) | 1998-11-06 | 1999-11-05 | Method of selective post-growth tuning of an optical bandgap of a semi-conductor heterostructure and products produced thereof |
US11/554,043 US20070091954A1 (en) | 1998-11-06 | 2006-10-30 | Method of selective post-growth tuning of an optical bandgap of a semi-conductor heterostructure and products produced thereof |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/423,401 Division US7151061B1 (en) | 1998-11-06 | 1999-11-05 | Method of selective post-growth tuning of an optical bandgap of a semi-conductor heterostructure and products produced thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070091954A1 true US20070091954A1 (en) | 2007-04-26 |
Family
ID=20430125
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/423,401 Expired - Fee Related US7151061B1 (en) | 1998-11-06 | 1999-11-05 | Method of selective post-growth tuning of an optical bandgap of a semi-conductor heterostructure and products produced thereof |
US11/554,043 Abandoned US20070091954A1 (en) | 1998-11-06 | 2006-10-30 | Method of selective post-growth tuning of an optical bandgap of a semi-conductor heterostructure and products produced thereof |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/423,401 Expired - Fee Related US7151061B1 (en) | 1998-11-06 | 1999-11-05 | Method of selective post-growth tuning of an optical bandgap of a semi-conductor heterostructure and products produced thereof |
Country Status (2)
Country | Link |
---|---|
US (2) | US7151061B1 (en) |
SG (1) | SG85604A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10180221B1 (en) * | 2018-02-12 | 2019-01-15 | Mpowerd Inc. | Modular solar-powered lighting devices and components thereof |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7723139B2 (en) * | 2007-10-01 | 2010-05-25 | Corning Incorporated | Quantum well intermixing |
US20120038975A1 (en) * | 2010-08-10 | 2012-02-16 | Fluke Corporation | Infrared imaging device with a coated optical lens |
US9515186B2 (en) * | 2014-01-23 | 2016-12-06 | Samsung Electronics Co., Ltd. | Semiconductor device and method of fabricating the same |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4468851A (en) * | 1981-12-14 | 1984-09-04 | The United States Of America As Represented By The Secretary Of The Navy | Process for making a heterojunction source-drain insulated gate field-effect transistors utilizing diffusion to form the lattice |
US4864369A (en) * | 1988-07-05 | 1989-09-05 | Hewlett-Packard Company | P-side up double heterojunction AlGaAs light-emitting diode |
US4949352A (en) * | 1985-05-15 | 1990-08-14 | Itt Corporation | Laser manufacture |
US5124762A (en) * | 1990-12-31 | 1992-06-23 | Honeywell Inc. | Gaas heterostructure metal-insulator-semiconductor integrated circuit technology |
US5238868A (en) * | 1989-11-30 | 1993-08-24 | Gte Laboratories Incorporated | Bandgap tuning of semiconductor quantum well structures |
US5262360A (en) * | 1990-12-31 | 1993-11-16 | The Board Of Trustees Of The University Of Illinois | AlGaAs native oxide |
US5334865A (en) * | 1991-07-31 | 1994-08-02 | Allied-Signal Inc. | MODFET structure for threshold control |
US5376583A (en) * | 1993-12-29 | 1994-12-27 | Xerox Corporation | Method for producing P-type impurity induced layer disordering |
US5395793A (en) * | 1993-12-23 | 1995-03-07 | National Research Council Of Canada | Method of bandgap tuning of semiconductor quantum well structures |
US5451548A (en) * | 1994-03-23 | 1995-09-19 | At&T Corp. | Electron beam deposition of gallium oxide thin films using a single high purity crystal source |
US5619523A (en) * | 1995-09-08 | 1997-04-08 | David Sarnoff Research Center, Inc. | Semiconductor distributed feedback laser diode |
US5889295A (en) * | 1996-02-26 | 1999-03-30 | Kabushiki Kaisha Toshiba | Semiconductor device |
US6027989A (en) * | 1995-02-28 | 2000-02-22 | National Research Council Of Canada | Bandgap tuning of semiconductor well structure |
US6133589A (en) * | 1999-06-08 | 2000-10-17 | Lumileds Lighting, U.S., Llc | AlGaInN-based LED having thick epitaxial layer for improved light extraction |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3739107B2 (en) * | 1995-04-26 | 2006-01-25 | シャープ株式会社 | Dielectric multilayer reflective film |
-
1998
- 1998-11-06 SG SG9804027A patent/SG85604A1/en unknown
-
1999
- 1999-11-05 US US09/423,401 patent/US7151061B1/en not_active Expired - Fee Related
-
2006
- 2006-10-30 US US11/554,043 patent/US20070091954A1/en not_active Abandoned
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4468851A (en) * | 1981-12-14 | 1984-09-04 | The United States Of America As Represented By The Secretary Of The Navy | Process for making a heterojunction source-drain insulated gate field-effect transistors utilizing diffusion to form the lattice |
US4949352A (en) * | 1985-05-15 | 1990-08-14 | Itt Corporation | Laser manufacture |
US4864369A (en) * | 1988-07-05 | 1989-09-05 | Hewlett-Packard Company | P-side up double heterojunction AlGaAs light-emitting diode |
US5238868A (en) * | 1989-11-30 | 1993-08-24 | Gte Laboratories Incorporated | Bandgap tuning of semiconductor quantum well structures |
US5124762A (en) * | 1990-12-31 | 1992-06-23 | Honeywell Inc. | Gaas heterostructure metal-insulator-semiconductor integrated circuit technology |
US5262360A (en) * | 1990-12-31 | 1993-11-16 | The Board Of Trustees Of The University Of Illinois | AlGaAs native oxide |
US5334865A (en) * | 1991-07-31 | 1994-08-02 | Allied-Signal Inc. | MODFET structure for threshold control |
US5395793A (en) * | 1993-12-23 | 1995-03-07 | National Research Council Of Canada | Method of bandgap tuning of semiconductor quantum well structures |
US5376583A (en) * | 1993-12-29 | 1994-12-27 | Xerox Corporation | Method for producing P-type impurity induced layer disordering |
US5451548A (en) * | 1994-03-23 | 1995-09-19 | At&T Corp. | Electron beam deposition of gallium oxide thin films using a single high purity crystal source |
US6027989A (en) * | 1995-02-28 | 2000-02-22 | National Research Council Of Canada | Bandgap tuning of semiconductor well structure |
US5619523A (en) * | 1995-09-08 | 1997-04-08 | David Sarnoff Research Center, Inc. | Semiconductor distributed feedback laser diode |
US5889295A (en) * | 1996-02-26 | 1999-03-30 | Kabushiki Kaisha Toshiba | Semiconductor device |
US6133589A (en) * | 1999-06-08 | 2000-10-17 | Lumileds Lighting, U.S., Llc | AlGaInN-based LED having thick epitaxial layer for improved light extraction |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10180221B1 (en) * | 2018-02-12 | 2019-01-15 | Mpowerd Inc. | Modular solar-powered lighting devices and components thereof |
Also Published As
Publication number | Publication date |
---|---|
US7151061B1 (en) | 2006-12-19 |
SG85604A1 (en) | 2002-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5400354A (en) | Laminated upper cladding structure for a light-emitting device | |
US6611007B2 (en) | Method for locally modifying the effective bandgap energy in indium gallium arsenide phosphide (InGaAsP) quantum well structures | |
US6984538B2 (en) | Method for quantum well intermixing using pre-annealing enhanced defects diffusion | |
US5403774A (en) | Method for fabricating index-guided semiconductor laser | |
KR20100080829A (en) | Quantum well intermixing | |
Sugiura et al. | Facet growth of InP/InGaAs layers on SiO2-masked InP by chemical beam epitaxy | |
US20070091954A1 (en) | Method of selective post-growth tuning of an optical bandgap of a semi-conductor heterostructure and products produced thereof | |
US6719884B2 (en) | Method of manufacturing optical devices and related improvements | |
US7223623B2 (en) | Method for forming a modified semiconductor having a plurality of band gaps | |
US7932160B2 (en) | Planar oxidation method for producing a localised buried insulator | |
US6797533B2 (en) | Quantum well intermixing in InGaAsP structures induced by low temperature grown InP | |
Choi et al. | Dependence of dielectric-cap quantum-well disordering of GaAs-AlGaAs quantum-well structure on the hydrogen content in SiN/sub x/capping layer | |
Deenapanray et al. | Impurity-free intermixing of GaAs/AlGaAs quantum wells using SiO x capping: Effect of nitrous oxide flow rate | |
Das et al. | Inductively coupled CH4/H2 plasma etching process for mesa delineation of InAs/GaSb type‐II superlattice pixels | |
Lim et al. | A novel fabrication technique for multiple-wavelength photonic-integrated devices in InGaAs-InGaAsP laser heterostructures | |
Shikin et al. | Synthesis and systematic optical investigation of selective area droplet epitaxy of InAs/InP quantum dots assisted by block copolymer lithography | |
El‐Zein et al. | Native‐oxide‐masked Si impurity‐induced layer disordering of Al x Ga1− x As‐Al y Ga1− y As‐Al z Ga1− z As quantum‐well heterostructures | |
Aimez et al. | High-precision metal masking for multiple-wavelength laser diode fabrication using single-step-ion-implantation-induced quantum well intermixing | |
Genest et al. | UV-laser-based process for quantum well intermixing of III-V heterostructures | |
Zhao et al. | Selective intermixing of InGaAs/GaAs/AlGaAs quantum wells with spin-on-glass/MgF2 grating caps | |
Fu et al. | Toward quantum-dot-based photonic integrated circuits | |
Xiaohong et al. | Selective intermixing of InAs/InGaAs/InP quantum dot structure with large energy band gap tuning | |
Gareso | Quantum Intermixing For Monolithic Integration of Different Optoelectronic Devices | |
Xiaohong et al. | Large post-growth energy band-gap tuning of the 980 nm high power laser diode structures | |
KR20030058418A (en) | METHOD OF CONTROLLING InGaAs/GaAs QUANTUM DOTS ENERGY BANDGAP BY THE COMBINATION OF DIELECTRIC CAPPING LAYER IN QUANTUM DOTS INTERMIXING |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AGENCY FOR SCIENCE, TECHNOLOGY AND RESEARCH, SINGA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LI, GANG;CHUA, SOO JIN;REEL/FRAME:018759/0855;SIGNING DATES FROM 20060919 TO 20061020 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |