US20070067064A1 - Surface level control systems and material recycling systems for use with programmable material consolidation apparatus - Google Patents
Surface level control systems and material recycling systems for use with programmable material consolidation apparatus Download PDFInfo
- Publication number
- US20070067064A1 US20070067064A1 US11/601,968 US60196806A US2007067064A1 US 20070067064 A1 US20070067064 A1 US 20070067064A1 US 60196806 A US60196806 A US 60196806A US 2007067064 A1 US2007067064 A1 US 2007067064A1
- Authority
- US
- United States
- Prior art keywords
- surface level
- level control
- control system
- fabrication tank
- unconsolidated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000463 material Substances 0.000 title claims abstract description 184
- 238000007596 consolidation process Methods 0.000 title claims abstract description 34
- 238000004064 recycling Methods 0.000 title claims abstract description 10
- 238000004519 manufacturing process Methods 0.000 claims abstract description 84
- 238000004891 communication Methods 0.000 claims description 8
- 230000005855 radiation Effects 0.000 claims description 3
- 238000012544 monitoring process Methods 0.000 claims 3
- 239000012530 fluid Substances 0.000 claims 1
- 239000000758 substrate Substances 0.000 description 119
- 239000002243 precursor Substances 0.000 description 73
- 238000000576 coating method Methods 0.000 description 57
- 238000000034 method Methods 0.000 description 56
- 239000010410 layer Substances 0.000 description 49
- 239000011248 coating agent Substances 0.000 description 40
- 235000012431 wafers Nutrition 0.000 description 25
- 239000004065 semiconductor Substances 0.000 description 23
- 229920000642 polymer Polymers 0.000 description 21
- 239000004020 conductor Substances 0.000 description 17
- 230000008569 process Effects 0.000 description 17
- 238000004140 cleaning Methods 0.000 description 16
- 229920005989 resin Polymers 0.000 description 16
- 239000011347 resin Substances 0.000 description 16
- 239000002245 particle Substances 0.000 description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 9
- 229910052710 silicon Inorganic materials 0.000 description 9
- 239000010703 silicon Substances 0.000 description 9
- 238000004088 simulation Methods 0.000 description 9
- 230000015572 biosynthetic process Effects 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 238000011960 computer-aided design Methods 0.000 description 6
- 238000013461 design Methods 0.000 description 6
- 230000000694 effects Effects 0.000 description 6
- 239000007788 liquid Substances 0.000 description 6
- 229920000052 poly(p-xylylene) Polymers 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 239000000047 product Substances 0.000 description 5
- 230000001419 dependent effect Effects 0.000 description 4
- 230000001590 oxidative effect Effects 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 238000007747 plating Methods 0.000 description 4
- 239000007787 solid Substances 0.000 description 4
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 3
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 239000000919 ceramic Substances 0.000 description 3
- 238000001723 curing Methods 0.000 description 3
- 229920001971 elastomer Polymers 0.000 description 3
- 239000000806 elastomer Substances 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 229910001092 metal group alloy Inorganic materials 0.000 description 3
- 239000011236 particulate material Substances 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 241000425571 Trepanes Species 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 239000011230 binding agent Substances 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 230000005670 electromagnetic radiation Effects 0.000 description 2
- 238000010894 electron beam technology Methods 0.000 description 2
- 230000008030 elimination Effects 0.000 description 2
- 238000003379 elimination reaction Methods 0.000 description 2
- 238000007654 immersion Methods 0.000 description 2
- 230000001678 irradiating effect Effects 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 229910052594 sapphire Inorganic materials 0.000 description 2
- 239000010980 sapphire Substances 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 239000002318 adhesion promoter Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000011247 coating layer Substances 0.000 description 1
- 239000007859 condensation product Substances 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000012217 deletion Methods 0.000 description 1
- 230000037430 deletion Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 239000000834 fixative Substances 0.000 description 1
- 230000009969 flowable effect Effects 0.000 description 1
- 238000001746 injection moulding Methods 0.000 description 1
- 238000007641 inkjet printing Methods 0.000 description 1
- 238000011031 large-scale manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000009527 percussion Methods 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 239000002952 polymeric resin Substances 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000000135 prohibitive effect Effects 0.000 description 1
- 238000005086 pumping Methods 0.000 description 1
- 238000000197 pyrolysis Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000007921 spray Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000010301 surface-oxidation reaction Methods 0.000 description 1
- 229920003002 synthetic resin Polymers 0.000 description 1
- 238000001029 thermal curing Methods 0.000 description 1
- 229920001169 thermoplastic Polymers 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/0037—Production of three-dimensional images
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
- B29C64/00—Additive manufacturing, i.e. manufacturing of three-dimensional [3D] objects by additive deposition, additive agglomeration or additive layering, e.g. by 3D printing, stereolithography or selective laser sintering
- B29C64/10—Processes of additive manufacturing
- B29C64/106—Processes of additive manufacturing using only liquids or viscous materials, e.g. depositing a continuous bead of viscous material
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
- B29C64/00—Additive manufacturing, i.e. manufacturing of three-dimensional [3D] objects by additive deposition, additive agglomeration or additive layering, e.g. by 3D printing, stereolithography or selective laser sintering
- B29C64/10—Processes of additive manufacturing
- B29C64/106—Processes of additive manufacturing using only liquids or viscous materials, e.g. depositing a continuous bead of viscous material
- B29C64/124—Processes of additive manufacturing using only liquids or viscous materials, e.g. depositing a continuous bead of viscous material using layers of liquid which are selectively solidified
- B29C64/129—Processes of additive manufacturing using only liquids or viscous materials, e.g. depositing a continuous bead of viscous material using layers of liquid which are selectively solidified characterised by the energy source therefor, e.g. by global irradiation combined with a mask
- B29C64/135—Processes of additive manufacturing using only liquids or viscous materials, e.g. depositing a continuous bead of viscous material using layers of liquid which are selectively solidified characterised by the energy source therefor, e.g. by global irradiation combined with a mask the energy source being concentrated, e.g. scanning lasers or focused light sources
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
- H01L21/46—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
- H01L21/461—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/4763—Deposition of non-insulating, e.g. conductive -, resistive -, layers on insulating layers; After-treatment of these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/44—Manufacturing insulated metal core circuits or other insulated electrically conductive core circuits
- H05K3/445—Manufacturing insulated metal core circuits or other insulated electrically conductive core circuits having insulated holes or insulated via connections through the metal core
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/6835—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during build up manufacturing of active devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6616—Vertical connections, e.g. vias
- H01L2223/6622—Coaxial feed-throughs in active or passive substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/10—Using electric, magnetic and electromagnetic fields; Using laser light
- H05K2203/107—Using laser light
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1476—Same or similar kind of process performed in phases, e.g. coarse patterning followed by fine patterning
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0023—Etching of the substrate by chemical or physical means by exposure and development of a photosensitive insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0073—Masks not provided for in groups H05K3/02 - H05K3/46, e.g. for photomechanical production of patterned surfaces
- H05K3/0082—Masks not provided for in groups H05K3/02 - H05K3/46, e.g. for photomechanical production of patterned surfaces characterised by the exposure method of radiation-sensitive masks
Definitions
- the present invention relates generally to processes and methods for forming electronic devices and the like. More particularly, the present invention pertains to methods and apparatus for effecting the creation of via holes in semiconductors and other thin substrates and, more specifically, to methods and apparatus for forming insulative coatings of via holes. The present invention also pertains to the use of stereolithography techniques to form insulative coatings with small diameter via holes extending therethrough.
- stereolithography involves utilizing a computer, typically under control of three-dimensional (3-D) computer-aided design (CAD) software, to generate a 3-D mathematical simulation or model of an object to be fabricated.
- the computer mathematically separates or “slices” the simulation or model into a large number of relatively thin, parallel, usually vertically superimposed layers.
- Each layer has defined boundaries and other features that correspond to a substantially planar section of the simulation or model and, thus, of the actual object to be fabricated.
- a complete assembly or stack of all of the layers defines the entire simulation or model.
- a simulation or model which has been manipulated in this manner is typically stored and, thus, embodied as a CAD computer file.
- the simulation or model is then employed to fabricate an actual physical object by building the object, layer by superimposed layer. Surface resolution of the fabricated object is, in part, dependent upon the thickness of the layers.
- stereolithographic techniques usually involve disposition of a layer of unconsolidated or unfixed material corresponding to each layer of the simulation or model.
- the material of a layer is selectively consolidated or fixed to at least a partially consolidated, partially fixed, or semisolid state in those areas of a given layer that correspond to solid areas of the corresponding section of the simulation or model.
- that layer may be bonded to a lower layer of the object which is being fabricated.
- the unconsolidated material employed to build an object may be supplied in particulate or liquid form.
- the material may itself be consolidated or fixed.
- a separate binder material mixed therein or coating the particles may facilitate bonding of the particles to one another, as well as to the particles of a previously formed layer.
- Surface resolution of the features of a fabricated object depends, at least in part, upon the material being used. For example, when particulate materials are employed, resolution of object surfaces is highly dependent upon particle size, whereas when a liquid is employed, surface resolution is highly dependent upon the minimum surface area of the liquid which can be consolidated or fixed and the minimum thickness of a material layer that can be generated. Of course, in either case, resolution and accuracy of the features of an object being produced from the simulation or model is also dependent upon the ability of the apparatus used to consolidate or fix the material to precisely track the mathematical instructions indicating solid areas and boundaries for each layer of material.
- stereolithographic fabrication processes have employed various fixation approaches.
- particles have been selectively consolidated by particle bombardment (e.g., with electron beams), disposition of a binder or other fixative in a manner similar to ink-jet printing techniques, and focused irradiation using heat or specific wavelength ranges.
- particle bombardment e.g., with electron beams
- disposition of a binder or other fixative in a manner similar to ink-jet printing techniques
- focused irradiation using heat or specific wavelength ranges e.g., laser beams
- thin, preformed sheets of material may be superimposed to build an object, each sheet being fixed to a next lower sheet and unwanted portions of each sheet removed, a stack of such sheets defining the completed object.
- stereolithography was used to rapidly fabricate prototypes of objects from CAD files.
- Prototypes of objects might be built to verify the accuracy of the CAD file defining the object (e.g., an object or negative of a mold to be machined) and to detect any design deficiencies and possible fabrication problems before a design was committed to large-scale production.
- Stereolithographic techniques have also been used in the fabrication of molds. Using stereolithographic techniques, either male or female forms on which mold material might be disposed could be rapidly generated.
- stereolithography has been employed to develop and refine object designs in relatively inexpensive materials. Stereolithography has also been used to fabricate small quantities of objects for which the cost of conventional fabrication techniques is prohibitive, such as in the case of plastic objects that have conventionally been formed by injection molding techniques. It is also known to employ stereolithography in the custom fabrication of products generally built in small quantities or where a product design is rendered only once. Finally, it has been appreciated in some industries that stereolithography provides a capability to fabricate products, such as those including closed interior chambers or convoluted passageways, which cannot be fabricated satisfactorily using conventional manufacturing techniques. It has also been recognized in some industries that a stereolithographic object or component may be formed or built around another, pre-existing object or component to create a larger product.
- stereolithographic apparatus have been used to fabricate freestanding structures. Such structures have been formed directly on a platen or other support system of the stereolithographic fabrication apparatus, which is located within the fabrication tank of the stereolithographic apparatus. As the freestanding structures are fabricated directly on the support system, there is typically no need to precisely and accurately position features of the stereolithographically fabricated structure. As such, conventional stereolithographic apparatus lack machine vision systems for ensuring that structures are fabricated at certain locations.
- conventional stereolithographic apparatus lack support systems, handling systems, and cleaning equipment which are suitable for use with relatively delicate structures, such as semiconductor substrates and semiconductor devices that have been fabricated thereon.
- improved stereolithographic apparatus have been configured to form structures on fabrication substrates, such as semiconductor substrates and semiconductor device components, and include systems for accurately positioning the fabricated structures, supporting and handling the fabrication substrates, and cleaning excess and residual material from the fabrication substrates.
- apertures may be formed into or through the object for various reasons.
- via holes may be formed in various components of an electronic device for the purpose of forming electrical conductors, or “vias,” that extend within the aperture, typically in a direction which is generally perpendicular to a plane in which a surface of the component is located.
- the via must be insulated from the component to avoid short-circuiting.
- the vias are formed to have a very small diameter, generally about 17 ⁇ m to about 150 ⁇ m.
- the via hole length is significantly greater than the diameter thereof, whereby the hole is said to have a high aspect ratio. While higher circuit densities are possible where the via hole diameter is very small, suitably filling high aspect ratio via holes with a conductive metal is difficult.
- a first or precursor hole is typically formed by a so-called “trepan” process, whereby a very small bit of a router or drill, a laser beam or other energy beam, or the like is moved in circular paths of increased distance to create the precursor hole.
- the precursor hole is larger in diameter than the desired completed via to be formed.
- a thin silicon oxide or other insulating layer is formed on the inner surface of the hole by exposure of the inner surface to an oxidizing atmosphere.
- the via hole is then filled with a conductive material, such as conductively doped polysilicon, a metal, a metal alloy, or a conductive or conductor-filled elastomer, to form a via that provides a conductive path through the via hole, which conductive path may extend between opposed surfaces of the substrate.
- a conductive material such as conductively doped polysilicon, a metal, a metal alloy, or a conductive or conductor-filled elastomer, to form a via that provides a conductive path through the via hole, which conductive path may extend between opposed surfaces of the substrate.
- the polymer insulates the conductive via from the substrate.
- a substrate such as a full or partial silicon wafer
- the first hole-forming process may be effected by a laser, drill, or router in a so-called “trepan” process, in which a bit of the drill or router is rotated and moved laterally along a plurality of circular paths of increasing diameter to form a precursor hole of a desired diameter, which is greater than the desired diameter for the final via hole.
- the substrate is then cleaned to remove any debris, as indicated at reference character 11 .
- the substrate is then exposed to a passivating (e.g., oxidizing or nitridating) atmosphere to passivate the inner surfaces of the precursor hole.
- a passivating e.g., oxidizing or nitridating
- silicon may be oxidized to form silicon dioxide, nitridated to form a silicon nitride, or otherwise passivated to form a silicon oxynitride, all as known in the art. Passivation is useful for providing an adhesion base for an insulative polymer since the adhesion of many polymers to various materials, including unoxidized silicon, may be poor.
- an insulative resin polymer is deposited in the precursor hole, such as by a chemical vapor deposition (CVD) technique or in a dissolved, atomized form.
- a pressure may be required to force the polymer into the precursor hole.
- the precursor hole is completely filled with polymer.
- the polymeric resin forms a coating over the exposed major surfaces of the substrate, from which it must be cleaned.
- the substrate is then subjected to thermal curing, as indicated at reference character 16 , to cure and, thus, solidify the polymer within the precursor hole.
- the substrate surfaces are cleaned of polymer.
- the chamber in which the insulative coating is formed e.g., a CVD chamber
- the chamber in which the insulative coating is formed requires cleaning of polymer and polymer condensation products from its interior surfaces.
- a final via hole is formed through the hardened polymer by a small diameter drill such as a laser drill.
- the final via hole is filled with a conductive material, as shown at reference character 22 .
- the conductive material forms the conductive via between opposite surfaces of the substrate.
- the surface oxidation step may not be required to increase adhesion of the via hole-lining polymer to the surface of the via hole.
- parylene resin is relatively expensive. Nonetheless, a majority of the applied parylene resin is not applied to the surfaces of the via holes, where application is actually desired, but is deposited onto surfaces from which it will subsequently be removed, then discarded.
- the present invention includes methods which incorporate stereolithography for fabricating insulative coatings, including polymeric insulative coatings, on inner surfaces of via holes in substrates of electronic apparatus and the like, including semiconductor device components such as semiconductor devices, interposers, other carrier substrates, and other components configured for use with semiconductor devices.
- semiconductor device components such as semiconductor devices, interposers, other carrier substrates, and other components configured for use with semiconductor devices.
- Devices and components in which conductive vias are to be formed are identified herein as “substrates” regardless of the purpose of the via or material of construction.
- the term “substrate” is inclusive of wafers, semiconductor devices, semiconductor substrates (e.g., full or partial wafers of semiconductive material, silicon-on insulator (SOI) type substrates, such as silicon-on-ceramic (SOC), silicon-on-glass (SOG), and silicon-on-sapphire (SOS), etc.), interposers, and circuit boards.
- SOI silicon-on insulator
- the present invention includes via holes and vias so formed, as well as semiconductor device components that include such via holes and vias.
- An exemplary stereolithography apparatus useful in the present invention includes a fabrication tank in which a substrate(s) may be supported on a suitable platen or other support system, and upon which a structure(s) may be stereolithographically formed by irradiating or otherwise supplying energy to at least a surface of a quantity of consolidatable, unconsolidated material (e.g., a photopolymer), thereby causing the material to become at least partially consolidated (e.g., enter a semisolid state).
- the fabrication tank may include a reservoir that is configured to hold a volume of unconsolidated material, such as a liquid polymer.
- a material consolidation system is associated with the fabrication tank in such a way as to direct consolidating energy (e.g., in the form of radiation, such as a focused laser beam or less focused radiation) to one or more desired locations on a surface of the quantity of unconsolidated material within the reservoir of the fabrication tank.
- consolidating energy e.g., in the form of radiation, such as a focused laser beam or less focused radiation
- a high level of precision may be achieved when the consolidating energy is focused and the surface of the quantity of unconsolidated material and the focal point for the consolidating energy substantially intersect one another.
- a stereolithography apparatus useful in the present invention includes a machine vision system with a controller for detecting the two-dimensional or three-dimensional location of a substrate or a feature on the substrate, such as a precursor hole or other aperture therein, and directing the consolidation system and substrate support system to form a three-dimensional annular structure containing the via hole.
- Other subsystems of the stereolithography apparatus may comprise components for cleaning the substrate, reclaiming and reusing the unconsolidated material, and controlling the entire process for continuous or semicontinuous automation.
- a method according to the present invention includes forming one or more precursor holes at least partially through specified locations of a substrate with opposite first and second surfaces.
- the precursor hole includes an inner surface and a central axis, which may extend from the first surface to the second surface of the substrate. Any suitable method may be used to form the precursor hole.
- An exemplary method includes use of a tool, such as a router, mechanical drill, or laser drill, to effect a trepanning process.
- the precursor hole may be cylindrical in shape, somewhat conical in shape, or have an hourglass shape or a bulging center section.
- the surface of the precursor hole may be exposed to an oxidizing atmosphere before proceeding to use of a stereolithography technique to line the via hole with an electrically insulative coating.
- a portion of the precursor hole is filled with a thin layer of unconsolidated material (e.g., in liquid or particulate form), such as a flowable photopolymer, a resin-covered particulate material, or another suitable unconsolidated material.
- the precursor hole is filled to a predetermined depth with the unconsolidated material, forming a layer which may have a thickness of from about 2 ⁇ m to about 75 ⁇ m and having an upper surface.
- the layer may be formed by immersing the substrate in a quantity of unconsolidated material, by injecting a controlled volume of the unconsolidated material into the hole from above, or by other suitable techniques.
- a preselected annular portion of the thin layer of unconsolidated material in the precursor hole is then exposed to consolidating energy to selectively consolidate an annular portion of the same to at least a semisolid state and to bond material within the annular portion to the internal surface of the precursor hole, thereby forming an insulative coating within the precursor hole.
- the nonirradiated central portion of the insulative coating comprises a via hole.
- the steps of forming a layer and irradiating the layer may be repeated as many times as necessary to complete the insulative coating to the desired vertical dimension. Each successive layer is generally superimposed on and adheres to the underlying insulative coating layer (and to the precursor hole surface) to form a continuous structure which defines a via hole.
- a single irradiation step may suffice for very thin substrates (e.g., substrates with thicknesses of less than about 18 mils)
- a plurality of irradiation steps may be required to form insulative coatings within the precursor holes of thicker substrates.
- the number of irradiation steps may depend upon the precision required to form an insulative coating and via hole of desired dimensions.
- the “substrate” comprises a multichip wafer or multisubstrate wafer which may contain up to several thousand or more via locations within the outer periphery thereof.
- Each act in the method is conducted for all precursor holes or via holes in a substrate before the next act is initiated.
- the insulative coating When the insulative coating has been formed within each via hole by consolidating (e.g., at least partially curing, bonding material particles, or otherwise hardening) the unconsolidated material, remaining unconsolidated material may be removed from the first and second surfaces of the substrate and from within the via holes, then reclaimed or recycled, if desired.
- the substrate may be cleaned to further remove any residual unconsolidated material therefrom. If required, further curing, hardening, or other consolidation of the insulative coatings may be subsequently completed after removal and/or cleaning of unconsolidated polymer material from the substrate.
- each precursor hole may be filled with an insulative material, such as by stereolithography processes, the insulative material at least partially consolidated, then a via hole may be formed through the insulative material, simultaneously forming the insulative coating of the via hole.
- a laser with a small beam spot may be used to form the via hole through the insulative material.
- the process may be conducted with a conventional stereolithography apparatus and may employ a focused beam of energy (e.g., electromagnetic radiation) to achieve at least partial consolidation at precise locations (e.g., within precise boundaries).
- a focused beam of energy e.g., electromagnetic radiation
- Via holes with diameters typical of the prior art e.g., about 17 ⁇ m to about 150 ⁇ m
- the via holes may be cylindrical in shape, conical in shape, hour glass-shaped, or have any other suitable shape.
- Conductive material such as conductively doped polysilicon, a metal, a metal alloy, a conductive or conductor-filled elastomer, or the like, may then be introduced into each via hole (e.g., by CVD, physical vapor deposition (PVD) (e.g., sputtering), plating, dispensing, etc.).
- CVD chemical vapor deposition
- PVD physical vapor deposition
- a system according to the present invention includes an aperture-forming element, a dielectric material-introducing element, and a material consolidation element.
- the inventive system may also include one or both of an unused material-removal element and a conductive material introduction element.
- the aperture-forming element which may comprise a router, a mechanical drill, a laser drill, or the like, is configured to form at least one precursor hole or other aperture in a substrate.
- the dielectric material-introducing element which may comprise elements of a stereolithographic fabrication tank, a dispense needle, or the like, is configured to introduce unconsolidated dielectric material into the precursor hole or other aperture.
- the material consolidation element which may comprise a stereolithographic material consolidation system, is configured to selectively consolidate unconsolidated dielectric material located adjacent to a surface of the precursor hole so as to form an insulative coating on the surface.
- the unused material-removal element which may comprise a cleaning element or material reclamation system, is configured to remove and, optionally, reclaim unconsolidated material that remains within the confines of the precursor hole or other aperture, thereby reducing wastage of the unconsolidated material.
- the conductive material introduction element which may comprise a PVD chamber, a CVD chamber, a plating bath (e.g., for electrolytic, electroless, or immersion plating), or a liquid dispense needle, is configured to introduce material into a via hole that extends through an insulative coating on the surface of the precursor hole or other aperture.
- a plating bath e.g., for electrolytic, electroless, or immersion plating
- a liquid dispense needle is configured to introduce material into a via hole that extends through an insulative coating on the surface of the precursor hole or other aperture.
- FIG. 1 is a flowchart of a typical prior art method for forming vias in a substrate
- FIG. 2 is a flowchart of an exemplary method for forming vias in a substrate in accordance with the invention
- FIG. 3 is a perspective view of a portion of a semiconductor wafer containing via holes formed in accordance with a method of the invention
- FIG. 4 is a schematic representation of various possible elements of an exemplary stereolithography apparatus that may be used to fabricate features including insulative polymeric coatings for via holes in substrates, such as semiconductor device components, in accordance with the present invention
- FIG. 4A schematically depicts a stereolithographic fabrication tank which includes a variation of surface level control element, which stereolithographic fabrication tank may be used to effect methods of the present invention
- FIG. 5 is a perspective view of a wafer support platform useful in a method of the invention.
- FIG. 5A is a partial, enlarged, cross-sectional view of a wafer support platform in accordance with FIG. 5 ;
- FIG. 6 is a perspective view of another embodiment of a wafer support platform useful in a method of the invention.
- FIG. 6A is a partial, enlarged, cross-sectional view of a wafer support platform in accordance with FIG. 6 ;
- FIG. 7 is an enlarged cross-sectional view of a wafer mounted on a support element and having precursor holes into which a first level of unconsolidated material is being injected or otherwise introduced prior to selective consolidation thereof in accordance with an exemplary embodiment of the invention
- FIG. 8 is an enlarged cross-sectional view of a wafer mounted on a support element illustrating consolidation of a first level of unconsolidated material within a precursor hole to form an insulative coating in accordance with the invention
- FIG. 9 is an enlarged cross-sectional view of a wafer mounted on a support element illustrating injection or other introduction of unconsolidated material into a precursor hole for formation of a subsequent layer of the insulative coating on a previously formed, at least partially consolidated layer of the insulative coating shown in FIG. 8 ;
- FIG. 10 is an enlarged cross-sectional view of a substrate, in this case a wafer, illustrating at least partial consolidation of material within the uppermost layer shown in FIG. 9 to extend the insulative coating and via hole upwardly within the precursor hole;
- FIG. 11 is an enlarged cross-sectional view of a wafer mounted on a support element illustrating injection or other introduction of unconsolidated material to form a final, uppermost layer over prior layers of the insulative coating;
- FIG. 12 is an enlarged cross-sectional view of a substrate, showing insulative coatings that include a plurality of layers within the precursor holes;
- FIG. 13 is an enlarged cross-sectional view of the substrate of FIG. 13 , including vias formed from conductive material within the insulator-coated precursor holes thereof;
- FIG. 14 is an enlarged cross-sectional view of a wafer mounted on another support element, such as that shown in FIGS. 6 and 6 A, by which unconsolidated material flows upwardly into precursor holes to a controlled level and consolidated into a hardened via hole-defining insulative coating in accordance with another embodiment of the invention.
- FIG. 2 an exemplary method is outlined in FIG. 2 and illustrated in the remaining figures.
- the method is useful for lining one or more apertures, such as precursors to via holes 50 ( FIG. 13 ), or “precursor holes” 70 ( FIG. 8 ), formed in a substrate 60 with an insulative coating 80 to prevent shorting of conductive vias that are subsequently formed in the via holes.
- apertures such as precursors to via holes 50 ( FIG. 13 ), or “precursor holes” 70 ( FIG. 8 )
- substrate 60 may be a full or partial wafer of semiconductive material (e.g., silicon, gallium arsenide, indium phosphide), another large-scale substrate, such as an SOI-type substrate, an insulative substrate (e.g., glass, ceramic, etc.), an electrically conductive material, a flexible or rigid circuit board, an individual interposer or collection of individual interposers, an individual semiconductor device or collection of individual semiconductor devices, or the like.
- the exemplary substrate 60 shown in FIG. 3 comprises a multichip wafer 61 containing many unsingulated semiconductor device components 63 , depicted as being dice or chips, that are defined by cut lines, or “streets” 84 .
- Substrate 60 is shown with a first surface 74 and an opposed second surface 76 .
- Surfaces 74 and 76 are typically substantially planar and parallel to one another.
- a plurality of precursor holes 70 has been formed through each semiconductor device component 63 of wafer 61 so as to extend at least partially therethrough.
- the general acts of a method that incorporates teachings of the present invention comprise forming a precursor hole 70 in a substrate 60 , at reference character 52 of FIG. 2 , and passivating or otherwise forming an adhesion-promoting layer, or insulative coating 80 , on the inner surfaces 72 of each precursor hole 70 , such as by exposure thereof to an oxidizing or nitridating atmosphere, at reference character 54 of FIG. 2 .
- adhesion promotion is particularly useful when substrate 60 is formed from a semiconductive material, a conductive material, or another material to which a polymeric material that has been selected for further passivation of inner surfaces 72 will not adequately adhere.
- a stereolithographic apparatus 98 is used to form a solid or semisolid insulative coating 80 by selectively consolidating one or more successive layers of unconsolidated material 78 that has been introduced into each precursor hole 70 .
- Insulative coating 80 is formed from an unconsolidated material 78 such as a photopolymeric resin, resin-coated particulate material, or other material which may be consolidated by an energy beam, such as the illustrated laser beam 220 A, which may comprise electromagnetic radiation of a selected wavelength or range of wavelengths, or an electron beam or a beam of other energy suitable for at least partially consolidating the selected type of unconsolidated material 78 .
- Photopolymers believed to be suitable for use with a stereolithography apparatus 98 that includes an ultraviolet laser beam 220 A include, without limitation, Cibatool SL 5170 and SL 5210 resins for the SLA-250/50HR system, Cibatool SL 5530 resin for the SLA-5000 and SLA-7000 systems of 3D Systems, Inc. of Valencia, Calif., and Cibatool SL 7510 resin for the SLA-7000 system, as well as RPC-800, manufactured by RPC, Ltd. of Many, Switzerland, a wholly owned subsidiary of 3D Systems.
- the stereolithographic process at reference character 56 has a plurality of specific subprocesses, identified at reference characters 64 , 66 , and 68 of FIG. 2 , by which a thin layer of unconsolidated material 78 is introduced into a precursor hole 70 at reference character 64 , selected regions of unconsolidated material 78 are exposed to consolidating energy (e.g., irradiated) to an at least semisolid state to form an annular-shaped insulative coating 80 or a layer thereof on inner surfaces 72 of precursor hole 70 at reference character 66 , and the layer formation process of reference character 64 and the consolidation process of reference character 66 are repeated at reference character 68 as many times as necessary to complete the insulative coating 80 .
- the resulting insulative coating 80 defines an aperture of a completed via hole 90 of desired dimensions which extends through substrate 60 .
- FIGS. 7 through 11 One example is illustrated in FIGS. 7 through 11 , wherein a substrate 60 having precursor holes 70 formed substantially therethrough is secured to a support element 134 so that the lower ends 86 of precursor holes 70 are sealed against an upper support surface 150 of support element 134 .
- a seal element 94 may optionally comprise and/or be carried by upper support surface 150 (see FIG. 7 ).
- a quantity of unconsolidated material 78 is shown as being injected from a dispense needle, represented at reference character 156 , into each precursor hole 70 to a desired depth or thickness 126 A, wherein the unconsolidated material has an upper surface 128 A.
- the dispense needle 156 is movable in multiple directions, shown by arrows 162 , to dispense unconsolidated material 78 into each precursor hole 70 of substrate 60 .
- an apparatus which includes multiple dispense needles (not shown) may be used to simultaneously dispense unconsolidated material 78 into a plurality of precursor holes 70 .
- unconsolidated material 78 may be introduced into each precursor hole 70 by way of one or more spray nozzles, which are also represented by reference character 156 .
- a wave of unconsolidated material 78 may be directed over substrate 60 , with some unconsolidated material 78 entering precursor holes 70 . Excess unconsolidated material 78 may then be removed from the surface of substrate 60 , as well as from precursor holes 70 , by way of a vacuum system, which could apply a vacuum through one or more needles, which are also represented by reference character 156 .
- FIG. 8 An example of the manner in which portions of unconsolidated material 78 may be at least partially consolidated is illustrated in exemplary FIG. 8 .
- Portions of upper surfaces 128 A of unconsolidated material 78 in precursor holes 70 of substrate 60 are irradiated with a movable laser beam 220 A to at least partially consolidate unconsolidated material 78 into an at least semisolid state, thereby forming a layer 80 A of each insulative coating 80 .
- the movement of laser beam 220 A may be controlled by controller 700 (see FIG. 4 ) to impart layer 80 A with a desired shape (e.g., cylindrical, frustoconical, etc.).
- a nonirradiated portion in each layer 80 A of each insulative coating 80 comprises a portion 90 A of a corresponding via hole 90 (see FIG. 12 ), which is initially filled with unconsolidated material 78 .
- the substrate 60 is relatively thin, it may be possible to complete the insulative coating 80 and enclosed via hole 90 in a single pass of the laser beam 220 A. Substrates 60 of greater thickness may require two or more passes of the laser beam 220 A over two or more corresponding layers of unconsolidated material to form two or more layers 80 A, 80 B, etc. and, thus, to complete the insulative coating 80 .
- the layer thicknesses 126 A, 126 B . . . 126 n may differ from one another.
- FIGS. 9 and 10 where a plurality of passes is required, the processes of FIGS. 7 and 8 are repeated at a second level 128 B.
- unconsolidated material 78 is introduced into each precursor hole 70 at a desired depth of thickness 126 A, 126 B, etc. above the consolidated upper surface 128 A of insulative coating 80 A.
- the quantity of unconsolidated material 78 dispersed into each precursor hole 70 will depend upon the shape of the precursor hole 70 , the desired shape of the via hole 90 and the desired layer thickness 126 B.
- a second consolidation process is effected.
- a selected portion of the unconsolidated material 78 dispensed into the precursor holes 70 is consolidated by irradiation with laser beam 220 A whereby the unconsolidated material 78 is at least partially consolidated and adheres to both the underlying consolidated layer 80 A and the inner surface 72 of the precursor hole 70 .
- FIG. 11 depicts the formation of a final (i.e., upper) layer of an insulative coating 80 in accordance with the invention.
- the upper surface 128 C of insulative coating 80 is substantially coplanar with the first surface 74 of the substrate 60 .
- the upper surface 128 C of unconsolidated material 78 may alternatively be configured to be recessed relative to first surface 74 or to protrude therefrom, depending upon the configuration of conductors on first surface 74 or within the substrate 60 .
- unconsolidated material 78 is removed from the substrate 60 , including from the via holes 90 , as shown at reference character 58 of FIG. 2 .
- the substrate 60 may be cleaned.
- the completed substrate 60 which is depicted as having three-layered insulative coatings 80 , is illustrated in FIG. 12 .
- the recovered unconsolidated material 78 may be reused.
- a conductive material 82 e.g., polysilicon, a metal, a metal alloy, a conductive or conductor-filled elastomer, etc.
- a conductive material 82 may be introduced into each via hole 90 , as known in the art (e.g., by known deposition processes (e.g., PVD, CVD, electrolytic, electroless, or immersion plating processes, etc.), with a dispense needle, etc.), to complete the formation of the vias 50 , as indicated at reference character 62 in FIG. 2 .
- deposition processes e.g., PVD, CVD, electrolytic, electroless, or immersion plating processes, etc.
- FIG. 4 An exemplary stereolithographic apparatus 98 for use in fabricating vias 50 on substrates 60 is schematically depicted in FIG. 4 .
- the preferred, basic stereolithography apparatus 98 for implementation of the method of the instant invention, as well as operation of such apparatus, is described in great detail in U.S. patents assigned to 3D Systems, Inc. of Valencia, Calif., such patents including, without limitation, U.S. Pat. Nos.
- Stereolithographic apparatus 98 includes a fabrication tank 100 , as well as a material consolidation system 200 , a machine vision system 300 , a cleaning component 400 , and a material reclamation system 500 that are associated with fabrication tank 100 .
- the depicted stereolithographic apparatus 98 also includes a substrate handling system 600 , such as a rotary feed system or linear feed system available from Genmark Automation Inc. of Sunnyvale, Calif., for moving substrates 60 to and from a system of stereolithographic apparatus 98 .
- a substrate handling system 600 such as a rotary feed system or linear feed system available from Genmark Automation Inc. of Sunnyvale, Calif.
- controllers 700 such as computer processors or smaller groups of logic circuits, in such a way as to effect their operation in a desired manner.
- Controller 700 may comprise a computer or a computer processor 720 , such as a so-called “microprocessor,” which may be programmed to effect a number of different functions. Alternatively, controller 700 may be programmed to effect a specific set of related functions or even a single function. Each controller 700 of stereolithographic apparatus 98 may be associated with a single system thereof or a plurality of systems so as to orchestrate the operation of such systems relative to one another.
- a 3-D CAD drawing of substrate 60 with an object, such as an insulative coating 80 , to be fabricated is placed, in the form of a data file, in the memory of a computer processor 720 controlling the operation of apparatus 98 if computer processor 720 is not under control of a CAD program by which the original object design was effected.
- an object design may be effected in a first computer in an engineering or research facility and the data files transferred to computer processor 720 of apparatus 98 for fabrication of the insulative coatings 80 .
- the data is preferably formatted in an STL (for STereoLithography) file, STL being a standardized format employed by most manufacturers of stereolithography equipment.
- STL file the boundary surfaces of an object (e.g., insulative coating 80 ) are defined as a mesh of interconnected triangles.
- Fabrication tank 100 (or a chamber within the tank) is configured to contain a support system 130 .
- support system 130 is configured to carry one or more fabrication substrates 60 .
- the types of substrates 60 that support system 130 may be configured to carry may include, without limitation, a bulk semiconductor substrate (e.g., a full or partial wafer 61 of semiconductive material, such as silicon, gallium arsenide, indium phosphide, a silicon-on-insulator (SOI) type substrate, such as silicon-on-ceramic (SOC), silicon-on-glass (SOG), or silicon-on-sapphire (SOS), etc.) that includes a plurality of semiconductor device components 63 thereon.
- SOI silicon-on-insulator
- Fabrication tank 100 may communicate with a reservoir (not shown) from which unconsolidated material 78 may be drawn to flow into the fabrication tank.
- unconsolidated material 78 may comprise, for example, a photoimageable polymer, or “photopolymer,” particles of thermoplastic polymer, resin-coated particles, or the like.
- the fabrication tank 100 , support system 130 and controller 700 may be configured to automatically maintain a precise, constant level of surface 128 of a portion of volume 124 of unconsolidated material 78 located within the tank 100 (or chamber therein).
- an object such as insulative coating 80 , may be formed in a thin layer of unconsolidated material 78 by consolidating energy 220 .
- a material consolidation system 200 is associated with fabrication tank 100 in such a way as to direct consolidating energy 220 into fabrication tank 100 , toward at least areas of surface 128 of volume 124 of unconsolidated material 78 within fabrication tank 100 that are located within precursor holes 70 in substrate 60 .
- Material consolidation system 200 includes a source 210 of consolidating energy 220 . If consolidating energy 220 is focused, source 210 or a location control element 212 associated therewith (e.g., a set of galvanometers, including one for x-axis movement and another for y-axis movement) may be configured to direct, or position, consolidating energy 220 toward a plurality of desired areas of surface 128 .
- a currently preferred energy source 210 is a laser generator which creates a laser beam 220 A which is precisely focusable by a series of mirrors 214 at a focus point 224 in or on a selected portion of surface 128 to be consolidated.
- a focused energy beam (e.g., laser beam 220 A) having a “spot” diameter 222 (see FIG.
- insulative coatings 80 may be used to form insulative coatings 80 in accordance with teachings of the present invention.
- Beam diameters 222 of less than about 50 ⁇ m and as small as about 17 ⁇ m may also be used to form insulative coatings 80 through which via holes 90 having diameters of about 17 ⁇ m to about 150 ⁇ m extend. It is currently preferred that, when laser beam 220 A is moved across surface 128 (i.e., in the X-Y plane), the resolution of laser beam 220 A be about 8 ⁇ m over at least a 0.5 inch ⁇ 0.25 inch field from a predetermined center point on surface 128 , thereby providing a high resolution scan across an area of at least 1.0 inch ⁇ 0.5 inch.
- a laser wavelength typically UV, is selected to provide rapid consolidation of the particular photopolymeric material within a precisely defined region.
- stereolithographic apparatus 98 may also include a machine vision system 300 .
- Machine vision system 300 facilitates the direction of focused consolidating energy 220 toward desired locations of features (e.g., the locations within precursor holes 70 at which insulative coatings 80 are to be formed) on substrate 60 .
- operation of machine vision system 300 may be prescribed by controller 700 . If any portion of machine vision system 300 , such as a camera 310 thereof, moves relative to fabrication tank 100 , that portion of machine vision system 300 may be positioned so as provide a clear path to all of the locations of surface 128 that are located on each substrate 60 within fabrication tank 100 .
- the material consolidation system 200 may also be configured to fabricate other features on the substrate 60 in addition to the insulative coatings 80 through which via holes 90 extend.
- one or both of material consolidation system 200 and machine vision system 300 may be oriented and configured to operate in association with a plurality of fabrication tanks 100 or reservoirs therein, each used for fabrication of a desired feature.
- the controller 700 is then configured for orchestrating the operation of material consolidation system 200 , machine vision system 300 , and substrate handling system 600 relative to a plurality of fabrication tanks 100 .
- Cleaning component 400 of stereolithographic apparatus 98 may also operate under the direction of controller 700 .
- Cleaning component 400 of stereolithographic apparatus 98 may be continuous with fabrication tank 100 or positioned adjacent thereto to clean unconsolidated material 78 from the substrate 60 . If cleaning component 400 is continuous with fabrication tank 100 , any unconsolidated material 78 that remains on a substrate 60 may be removed therefrom prior to introduction of another substrate 60 into fabrication tank 100 .
- cleaning component 400 is positioned adjacent to fabrication tank 100 , residual unconsolidated material 78 may be removed from a substrate 60 as it is being moved from fabrication tank 100 (or from one of several chambers thereof). Alternatively, any unconsolidated material 78 remaining on substrate 60 may be removed therefrom after the substrate has been removed from fabrication tank 100 , in which case the cleaning process may occur as another substrate 60 is positioned within fabrication tank 100 (or chamber thereof).
- Material reclamation system 500 collects excess unconsolidated material 78 that has been removed from a substrate 60 by cleaning component 400 , then returns the excess unconsolidated material 578 to the fabrication tank 100 or a reservoir (not shown) which is associated with fabrication tank 100 for maintaining a desired level, or elevation, of surface 128 .
- substrate 60 may be carried upon a support element 134 which is held in a fixed position as a controlled volume of unconsolidated material 78 is introduced, by a dispense needle 156 , into each precursor hole 70 .
- dispense needle 156 communicates with a source (not shown) of unconsolidated material 78 .
- dispense needle 156 moves along at least three axes, thereby facilitating positioning thereof over or within each precursor hole 70 without contacting first surface 74 of substrate 60 .
- the operation and movement of dispense needle 156 may be under control of controller 700 . Multiple levels of injections, with intervening consolidation steps, are required to form a multilayer insulative coating 80 .
- a substrate support system 130 supports and maintains a substrate 60 at a desired elevation within fabrication tank 100 .
- the support system 130 includes a support element 134 upon which a substrate 60 is positioned.
- a motorized actuation element 132 moves support element 134 through a positioning element 136 .
- Such movement may be vertical, for controlling the level of unconsolidated material 78 (see FIG. 12 ) within the precursor holes 70 of substrate 60 , and may also be rotatory about a vertical axis 138 ( FIG. 5 ) to rotationally position a substrate 60 .
- rotational movement of a substrate 60 at a relatively high RPM will provide a cleaning action to remove unconsolidated material as well as other substances from the substrate.
- FIGS. 5 and 5 A depict another exemplary type of a support element 134 ′ which may be used.
- the support element 134 ′ has a flat support surface 150 and a peripheral edge 92 , which are shown as configured for a full wafer, but may be adapted for use in supporting a partial wafer, single semiconductor device, or other full or partial fabrication substrate 60 .
- support surface 150 of support element 134 ′ is sealable against the second surface 76 of substrate 60 .
- FIGS. 6, 6A , and 14 depict yet another exemplary type of support element 134 ′′.
- a step 96 encircles the inside of the peripheral edge 92 for supporting the edge of a substrate 60 , such as a wafer 61 .
- the substrate 60 is spaced from the perforated support surface 150 .
- One or more perforations 148 permit flow of unconsolidated material 78 into the lower ends 86 of the precursor holes 70 and subsequently into the lower openings of the via holes 90 ( FIG. 12 ).
- the desired level of surface 128 of volume 124 of unconsolidated material 78 may be achieved by either moving the level of surface 128 upward (adding unconsolidated material 78 to fabrication tank 100 ) or displacing unconsolidated material 78 within fabrication tank 100 (e.g., by submersing the support element 134 ′′ and attached substrate 60 downward into the unconsolidated material 78 ), or by a combination of the foregoing techniques.
- a positioning element 136 is depicted as being secured to the lower surface 152 of the support element 134 and as being associated with an actuation element 132 , by which positioning element 136 is moved vertically (and, optionally, rotationally) to position a substrate 60 for stereolithographic fabrication of insulative coatings 80 on inner surfaces 72 of precursor holes 70 of substrate 60 .
- positioning element 136 may comprise a hydraulically or pneumatically actuated piston, a screw, a linear actuator or stepper element, a series of gears, or the like.
- the support element 134 may be laterally supported.
- Actuation element 132 is, of course, associated with and configured to effect movement of positioning element 136 .
- actuation elements 132 that may be used as part of support system 130 include, but are not limited to, hydraulic actuators, pneumatic actuators, screw-drive motors, stepper motors, and other known actuation means for controlling the movement of positioning element 136 in such a way as to cause support element 134 to move from one elevation to another in a substantially vertical direction and with a higher degree of dimensional precision.
- positioning element 136 and actuation element 132 may elevate support element 134 and, thus, each fabrication substrate 60 thereon out of the support element cavity 146 ( FIGS. 5A, 6A ) to facilitate movement of each fabrication substrate 60 by substrate handling system 600 ( FIGS. 1 and 2 ).
- the level at which surface 128 of volume 124 of unconsolidated material 78 is located may be lowered below support surface 150 .
- Control over the operation of actuation element 132 and, thus, over the movement of positioning element 136 and elevation of support element 134 may be provided by a processing element such as controller 700 or a separate processor dedicated for use with support system 130 or tank 100 , in communication therewith, either as a part of tank 100 or, more generally, as a part of the stereolithographic apparatus 98 .
- a surface level control element 154 may be configured to maintain surface 128 of volume 124 of unconsolidated material 78 at a substantially constant elevation.
- Surface level control element 154 may comprise a level sensor and an element for adjusting volume 124 of unconsolidated material 78 .
- the surface level of unconsolidated material 78 is monitored and facilitates adjustment or displacement of volume 124 to change the elevation of surface 128 and thereby maintain surface 128 at a substantially constant elevation.
- Such control is known in the art.
- a surface level control element 154 ′ may include one or more apertures or other openings 102 in a side wall 101 of tank 100 ′ that have lower edges 103 that are positioned at an elevation within tank 100 ′ at which surface 128 of volume 124 of unconsolidated material 78 is to be maintained.
- surface level control element 154 ′ includes one or more receptacles 104 that communicate with openings 102 to receive overflowing unconsolidated material 78 as support element 134 and a workpiece, if any, thereon, as well as stereolithographically fabricated objects, are lowered into tank 100 ′ and displace unconsolidated material 78 therein.
- a pumping system or other material recycling element 105 may communicate with each receptacle 104 in such a way as to return overflowed unconsolidated material 78 to tank 100 ′ as support element 134 is raised to facilitate stereolithographic fabrication of one or more other objects.
- fabrication tank 100 may optionally include a bubble elimination system 160 to facilitate the removal of air or gas bubbles (not shown) from unconsolidated material 78 .
- bubble elimination system 160 may comprise an ultrasonic transducer of a known type (e.g., a piezoelectric transducer), which causes fabrication tank 100 or support system 130 thereof to vibrate.
- Vibrations in fabrication tank 100 or support system 130 are transmitted to unconsolidated material 78 , causing any bubbles therein to dislodge from a structure to which they are adhered and float to surface 128 , where they will pop or may be removed, such as by use of negative pressure.
- a desired level of unconsolidated material will be maintained in each precursor hole 70 .
- a laser beam 220 A that is to be moved may be substantially maintained by keeping the path of laser beam 220 A as constant (in this case, vertical) as possible. This may be done by increasing the path length of that laser beam 220 A (e.g., to about twelve (12) feet). Nonetheless, it may not be practical for a stereolithographic apparatus 98 that incorporates teachings of the present invention to include a laser beam 220 A with a source 210 that is positioned a sufficient distance from surface 128 of volume 124 of unconsolidated material 78 that is to be selectively consolidated by laser beam 220 A.
- laser source 210 may also include a suitable mirror 214 or series of mirrors 214 that results in a nonlinear path for laser beam 220 A to provide a desired path length L in a fixed amount of available space.
- the area of mirror 214 may be large enough to substantially cover the entire cone of possible angles at which laser beam 220 A may be directed by location control element 212 and, thus, to reflect consolidating energy 220 from every possible direction onto a corresponding location of surface 128 as focused laser beam 220 A.
- the position and/or orientation of one or more of mirrors 214 may be moved, such as by a motor controlled by controller 700 .
- the methods of the present invention provide substantial advantages.
- First, polymeric materials may be used which are less expensive than parylene resin used in the prior art.
- the prior art method forms a layer of parylene resin over the entire substrate surface and application chamber interior (requiring removal)
- the present method forms hardened material only within a predetermined space within precursor holes.
- the formed insulative coating structure comprises all of the consolidated material. Unconsolidated resin removed from the substrate is typically reusable.
- the precision of stereolithography apparatus enables via holes to be formed quickly, accurately and uniformly at the wafer level.
- other (non-via) structures may be formed using the same apparatus.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Optics & Photonics (AREA)
- Mechanical Engineering (AREA)
- Ceramic Engineering (AREA)
Abstract
A surface level control system for use with a fabrication tank of a programmable material consolidation apparatus includes at least one aperture with a lowermost edge located at about the same elevation as a desired surface level for unconsolidated material within the fabrication tank. The surface level control system may also include a receptacle for receiving unconsolidated material that has been removed from the fabrication tank. The surface level control system may be configured to constantly allow for the removal of unconsolidated material, or it may be configured to selectively remove unconsolidated material. One or more sensors may be used to monitor the surface level and provide information that may be used in maintaining the surface level at a substantially constant elevation. A recycling system may be used in conjunction with or separately from a surface level control system to reintroduce unconsolidated material back into the fabrication tank.
Description
- This application is a divisional of application Ser. No. 11/212,226, filed Aug. 25, 2005, now U.S. Pat. No. 7,138,334, issued Nov. 21, 2006, which is a divisional of application Ser. No. 10/663,944, filed Sep. 16, 2003, now U.S. Pat. No. 6,984,583 issued Jan. 10, 2006.
- 1. Field of the Invention
- The present invention relates generally to processes and methods for forming electronic devices and the like. More particularly, the present invention pertains to methods and apparatus for effecting the creation of via holes in semiconductors and other thin substrates and, more specifically, to methods and apparatus for forming insulative coatings of via holes. The present invention also pertains to the use of stereolithography techniques to form insulative coatings with small diameter via holes extending therethrough.
- 2. Background of Related Art
- Over the past decade or so, a manufacturing technique which has become known as “stereolithography” and which is also known as “layered manufacturing” has evolved to a degree where it is employed in many industries.
- Basically, stereolithography, as conventionally practiced, involves utilizing a computer, typically under control of three-dimensional (3-D) computer-aided design (CAD) software, to generate a 3-D mathematical simulation or model of an object to be fabricated. The computer mathematically separates or “slices” the simulation or model into a large number of relatively thin, parallel, usually vertically superimposed layers. Each layer has defined boundaries and other features that correspond to a substantially planar section of the simulation or model and, thus, of the actual object to be fabricated. A complete assembly or stack of all of the layers defines the entire simulation or model. A simulation or model which has been manipulated in this manner is typically stored and, thus, embodied as a CAD computer file. The simulation or model is then employed to fabricate an actual physical object by building the object, layer by superimposed layer. Surface resolution of the fabricated object is, in part, dependent upon the thickness of the layers.
- A wide variety of approaches to stereolithography by different companies has resulted in techniques for fabricating objects from various types of materials. Regardless of the material employed to fabricate an object, stereolithographic techniques usually involve disposition of a layer of unconsolidated or unfixed material corresponding to each layer of the simulation or model. Next, the material of a layer is selectively consolidated or fixed to at least a partially consolidated, partially fixed, or semisolid state in those areas of a given layer that correspond to solid areas of the corresponding section of the simulation or model. Also, while the material of a layer is being consolidated or fixed, that layer may be bonded to a lower layer of the object which is being fabricated.
- The unconsolidated material employed to build an object may be supplied in particulate or liquid form. The material may itself be consolidated or fixed. Alternatively, when the unconsolidated material comprises particles, a separate binder material mixed therein or coating the particles may facilitate bonding of the particles to one another, as well as to the particles of a previously formed layer.
- Surface resolution of the features of a fabricated object depends, at least in part, upon the material being used. For example, when particulate materials are employed, resolution of object surfaces is highly dependent upon particle size, whereas when a liquid is employed, surface resolution is highly dependent upon the minimum surface area of the liquid which can be consolidated or fixed and the minimum thickness of a material layer that can be generated. Of course, in either case, resolution and accuracy of the features of an object being produced from the simulation or model is also dependent upon the ability of the apparatus used to consolidate or fix the material to precisely track the mathematical instructions indicating solid areas and boundaries for each layer of material.
- Toward that end, and depending upon the type and form of material to be fixed, stereolithographic fabrication processes have employed various fixation approaches. For example, particles have been selectively consolidated by particle bombardment (e.g., with electron beams), disposition of a binder or other fixative in a manner similar to ink-jet printing techniques, and focused irradiation using heat or specific wavelength ranges. In some instances, thin, preformed sheets of material may be superimposed to build an object, each sheet being fixed to a next lower sheet and unwanted portions of each sheet removed, a stack of such sheets defining the completed object.
- Early on in its development, stereolithography was used to rapidly fabricate prototypes of objects from CAD files. Prototypes of objects might be built to verify the accuracy of the CAD file defining the object (e.g., an object or negative of a mold to be machined) and to detect any design deficiencies and possible fabrication problems before a design was committed to large-scale production. Stereolithographic techniques have also been used in the fabrication of molds. Using stereolithographic techniques, either male or female forms on which mold material might be disposed could be rapidly generated.
- In more recent years, stereolithography has been employed to develop and refine object designs in relatively inexpensive materials. Stereolithography has also been used to fabricate small quantities of objects for which the cost of conventional fabrication techniques is prohibitive, such as in the case of plastic objects that have conventionally been formed by injection molding techniques. It is also known to employ stereolithography in the custom fabrication of products generally built in small quantities or where a product design is rendered only once. Finally, it has been appreciated in some industries that stereolithography provides a capability to fabricate products, such as those including closed interior chambers or convoluted passageways, which cannot be fabricated satisfactorily using conventional manufacturing techniques. It has also been recognized in some industries that a stereolithographic object or component may be formed or built around another, pre-existing object or component to create a larger product.
- Conventionally, stereolithographic apparatus have been used to fabricate freestanding structures. Such structures have been formed directly on a platen or other support system of the stereolithographic fabrication apparatus, which is located within the fabrication tank of the stereolithographic apparatus. As the freestanding structures are fabricated directly on the support system, there is typically no need to precisely and accurately position features of the stereolithographically fabricated structure. As such, conventional stereolithographic apparatus lack machine vision systems for ensuring that structures are fabricated at certain locations.
- Moreover, conventional stereolithographic apparatus lack support systems, handling systems, and cleaning equipment which are suitable for use with relatively delicate structures, such as semiconductor substrates and semiconductor devices that have been fabricated thereon.
- Recently, improved stereolithographic apparatus have been configured to form structures on fabrication substrates, such as semiconductor substrates and semiconductor device components, and include systems for accurately positioning the fabricated structures, supporting and handling the fabrication substrates, and cleaning excess and residual material from the fabrication substrates.
- In the construction of semiconductor devices and the like, apertures may be formed into or through the object for various reasons. For example, apertures known as “via holes” may be formed in various components of an electronic device for the purpose of forming electrical conductors, or “vias,” that extend within the aperture, typically in a direction which is generally perpendicular to a plane in which a surface of the component is located. Where the component itself is electrically conductive, the via must be insulated from the component to avoid short-circuiting. In state-of-the-art semiconductor devices, the vias are formed to have a very small diameter, generally about 17Φ m to about 150Φ m. In some cases, the via hole length is significantly greater than the diameter thereof, whereby the hole is said to have a high aspect ratio. While higher circuit densities are possible where the via hole diameter is very small, suitably filling high aspect ratio via holes with a conductive metal is difficult.
- Where a via is to be formed in a semiconductive material, such as silicon, gallium arsenide, or indium phosphide, or a conductive material, such as a metal, a first or precursor hole is typically formed by a so-called “trepan” process, whereby a very small bit of a router or drill, a laser beam or other energy beam, or the like is moved in circular paths of increased distance to create the precursor hole. The precursor hole is larger in diameter than the desired completed via to be formed. Following precursor hole formation, a thin silicon oxide or other insulating layer is formed on the inner surface of the hole by exposure of the inner surface to an oxidizing atmosphere. When a polymeric insulative coating is desired, a thin oxide layer may be formed prior to vapor depositing a suitable polymer, such as parylene resin, over the substrate and within each precursor hole. Oxidation or adhesion promotion of the inner surfaces of the precursor hole is required because adhesion of polymer directly to silicon is relatively poor compared to adhesion to an oxide or adhesion promoter. A negative pressure (e.g., a vacuum) may be applied to an end of each precursor hole to draw the polymer therein. The polymer is then cured or otherwise hardened or permitted to harden. Next, a small via hole of desired diameter is drilled (e.g., by percussion drill or continuous laser) or otherwise formed in the hardened polymer. The via hole is then filled with a conductive material, such as conductively doped polysilicon, a metal, a metal alloy, or a conductive or conductor-filled elastomer, to form a via that provides a conductive path through the via hole, which conductive path may extend between opposed surfaces of the substrate. The polymer insulates the conductive via from the substrate.
- The steps taken in the prior art to form a via in a semiconductive or conductive substrate are depicted in the flowchart of
FIG. 1 . A substrate, such as a full or partial silicon wafer, is subjected to a first hole-forming process, atreference character 10. The first hole-forming process may be effected by a laser, drill, or router in a so-called “trepan” process, in which a bit of the drill or router is rotated and moved laterally along a plurality of circular paths of increasing diameter to form a precursor hole of a desired diameter, which is greater than the desired diameter for the final via hole. The substrate is then cleaned to remove any debris, as indicated atreference character 11. - Next, as shown at
reference character 12, the substrate is then exposed to a passivating (e.g., oxidizing or nitridating) atmosphere to passivate the inner surfaces of the precursor hole. For example, silicon may be oxidized to form silicon dioxide, nitridated to form a silicon nitride, or otherwise passivated to form a silicon oxynitride, all as known in the art. Passivation is useful for providing an adhesion base for an insulative polymer since the adhesion of many polymers to various materials, including unoxidized silicon, may be poor. - Next, at
reference character 14, an insulative resin polymer is deposited in the precursor hole, such as by a chemical vapor deposition (CVD) technique or in a dissolved, atomized form. A pressure may be required to force the polymer into the precursor hole. Typically, the precursor hole is completely filled with polymer. In addition, the polymeric resin forms a coating over the exposed major surfaces of the substrate, from which it must be cleaned. - The substrate is then subjected to thermal curing, as indicated at
reference character 16, to cure and, thus, solidify the polymer within the precursor hole. Then, atreference character 18, the substrate surfaces are cleaned of polymer. In addition, the chamber in which the insulative coating is formed (e.g., a CVD chamber) requires cleaning of polymer and polymer condensation products from its interior surfaces. Atreference character 20, a final via hole is formed through the hardened polymer by a small diameter drill such as a laser drill. - After cleaning debris from the substrate following the drilling process, as indicated at
reference character 21, the final via hole is filled with a conductive material, as shown atreference character 22. The conductive material forms the conductive via between opposite surfaces of the substrate. - When the substrate in which the via hole and via are formed comprises a different type of material, such as the resin of a printed circuit board (PCB), for example, the surface oxidation step may not be required to increase adhesion of the via hole-lining polymer to the surface of the via hole.
- Inasmuch as most semiconductor devices are formed as part of a multicomponent substrate, it is advantageous to form vias in such devices prior to separation (e.g., by use of a singulation saw) of the devices from the wafer.
- Current methods of forming vias in conductive or semiconductive materials are time-consuming, are cumbersome, and waste resin. Thus, application and curing of the parylene resin or other nonconductive polymer creates a solid layer over the entire substrate, and the walls and other surfaces within the application chamber become covered with the polymer and pyrolysis products thereof. Thus, the substrate and the chamber require extensive cleaning.
- Moreover, parylene resin is relatively expensive. Nonetheless, a majority of the applied parylene resin is not applied to the surfaces of the via holes, where application is actually desired, but is deposited onto surfaces from which it will subsequently be removed, then discarded.
- Accordingly, there is a need for an improved method for lining the surfaces of via holes with electrically insulative materials, particularly via holes that have been formed in substrates which comprise semiconductive or conductive materials.
- The present invention includes methods which incorporate stereolithography for fabricating insulative coatings, including polymeric insulative coatings, on inner surfaces of via holes in substrates of electronic apparatus and the like, including semiconductor device components such as semiconductor devices, interposers, other carrier substrates, and other components configured for use with semiconductor devices. Devices and components in which conductive vias are to be formed are identified herein as “substrates” regardless of the purpose of the via or material of construction. Thus, for example, the term “substrate” is inclusive of wafers, semiconductor devices, semiconductor substrates (e.g., full or partial wafers of semiconductive material, silicon-on insulator (SOI) type substrates, such as silicon-on-ceramic (SOC), silicon-on-glass (SOG), and silicon-on-sapphire (SOS), etc.), interposers, and circuit boards. In addition to methods for forming insulative coatings for via holes, the present invention includes via holes and vias so formed, as well as semiconductor device components that include such via holes and vias.
- An exemplary stereolithography apparatus useful in the present invention includes a fabrication tank in which a substrate(s) may be supported on a suitable platen or other support system, and upon which a structure(s) may be stereolithographically formed by irradiating or otherwise supplying energy to at least a surface of a quantity of consolidatable, unconsolidated material (e.g., a photopolymer), thereby causing the material to become at least partially consolidated (e.g., enter a semisolid state). The fabrication tank may include a reservoir that is configured to hold a volume of unconsolidated material, such as a liquid polymer.
- A material consolidation system is associated with the fabrication tank in such a way as to direct consolidating energy (e.g., in the form of radiation, such as a focused laser beam or less focused radiation) to one or more desired locations on a surface of the quantity of unconsolidated material within the reservoir of the fabrication tank. When selective consolidation is desired, a high level of precision may be achieved when the consolidating energy is focused and the surface of the quantity of unconsolidated material and the focal point for the consolidating energy substantially intersect one another.
- Optionally, a stereolithography apparatus useful in the present invention includes a machine vision system with a controller for detecting the two-dimensional or three-dimensional location of a substrate or a feature on the substrate, such as a precursor hole or other aperture therein, and directing the consolidation system and substrate support system to form a three-dimensional annular structure containing the via hole. Other subsystems of the stereolithography apparatus may comprise components for cleaning the substrate, reclaiming and reusing the unconsolidated material, and controlling the entire process for continuous or semicontinuous automation.
- A method according to the present invention includes forming one or more precursor holes at least partially through specified locations of a substrate with opposite first and second surfaces. The precursor hole includes an inner surface and a central axis, which may extend from the first surface to the second surface of the substrate. Any suitable method may be used to form the precursor hole. An exemplary method includes use of a tool, such as a router, mechanical drill, or laser drill, to effect a trepanning process. The precursor hole may be cylindrical in shape, somewhat conical in shape, or have an hourglass shape or a bulging center section.
- Where the substrate comprises a semiconductive material, like silicon, the surface of the precursor hole may be exposed to an oxidizing atmosphere before proceeding to use of a stereolithography technique to line the via hole with an electrically insulative coating.
- In a stereolithography method for forming insulative coatings within via holes, a portion of the precursor hole is filled with a thin layer of unconsolidated material (e.g., in liquid or particulate form), such as a flowable photopolymer, a resin-covered particulate material, or another suitable unconsolidated material. The precursor hole is filled to a predetermined depth with the unconsolidated material, forming a layer which may have a thickness of from about 2Φ m to about 75Φ m and having an upper surface. The layer may be formed by immersing the substrate in a quantity of unconsolidated material, by injecting a controlled volume of the unconsolidated material into the hole from above, or by other suitable techniques.
- A preselected annular portion of the thin layer of unconsolidated material in the precursor hole is then exposed to consolidating energy to selectively consolidate an annular portion of the same to at least a semisolid state and to bond material within the annular portion to the internal surface of the precursor hole, thereby forming an insulative coating within the precursor hole. The nonirradiated central portion of the insulative coating comprises a via hole. The steps of forming a layer and irradiating the layer may be repeated as many times as necessary to complete the insulative coating to the desired vertical dimension. Each successive layer is generally superimposed on and adheres to the underlying insulative coating layer (and to the precursor hole surface) to form a continuous structure which defines a via hole. While a single irradiation step may suffice for very thin substrates (e.g., substrates with thicknesses of less than about 18 mils), a plurality of irradiation steps may be required to form insulative coatings within the precursor holes of thicker substrates. In addition to depending upon the thickness of the substrate, the number of irradiation steps may depend upon the precision required to form an insulative coating and via hole of desired dimensions.
- Typically, the “substrate” comprises a multichip wafer or multisubstrate wafer which may contain up to several thousand or more via locations within the outer periphery thereof. Each act in the method is conducted for all precursor holes or via holes in a substrate before the next act is initiated.
- When the insulative coating has been formed within each via hole by consolidating (e.g., at least partially curing, bonding material particles, or otherwise hardening) the unconsolidated material, remaining unconsolidated material may be removed from the first and second surfaces of the substrate and from within the via holes, then reclaimed or recycled, if desired. Optionally, the substrate may be cleaned to further remove any residual unconsolidated material therefrom. If required, further curing, hardening, or other consolidation of the insulative coatings may be subsequently completed after removal and/or cleaning of unconsolidated polymer material from the substrate.
- As an alternative, each precursor hole may be filled with an insulative material, such as by stereolithography processes, the insulative material at least partially consolidated, then a via hole may be formed through the insulative material, simultaneously forming the insulative coating of the via hole. By way of example only, a laser with a small beam spot may be used to form the via hole through the insulative material.
- The process may be conducted with a conventional stereolithography apparatus and may employ a focused beam of energy (e.g., electromagnetic radiation) to achieve at least partial consolidation at precise locations (e.g., within precise boundaries). Via holes with diameters typical of the prior art (e.g., about 17Φ m to about 150Φ m) or smaller are readily formed. The via holes may be cylindrical in shape, conical in shape, hour glass-shaped, or have any other suitable shape. Conductive material, such as conductively doped polysilicon, a metal, a metal alloy, a conductive or conductor-filled elastomer, or the like, may then be introduced into each via hole (e.g., by CVD, physical vapor deposition (PVD) (e.g., sputtering), plating, dispensing, etc.).
- A system according to the present invention includes an aperture-forming element, a dielectric material-introducing element, and a material consolidation element. The inventive system may also include one or both of an unused material-removal element and a conductive material introduction element. The aperture-forming element, which may comprise a router, a mechanical drill, a laser drill, or the like, is configured to form at least one precursor hole or other aperture in a substrate. The dielectric material-introducing element, which may comprise elements of a stereolithographic fabrication tank, a dispense needle, or the like, is configured to introduce unconsolidated dielectric material into the precursor hole or other aperture. The material consolidation element, which may comprise a stereolithographic material consolidation system, is configured to selectively consolidate unconsolidated dielectric material located adjacent to a surface of the precursor hole so as to form an insulative coating on the surface. The unused material-removal element, which may comprise a cleaning element or material reclamation system, is configured to remove and, optionally, reclaim unconsolidated material that remains within the confines of the precursor hole or other aperture, thereby reducing wastage of the unconsolidated material. The conductive material introduction element, which may comprise a PVD chamber, a CVD chamber, a plating bath (e.g., for electrolytic, electroless, or immersion plating), or a liquid dispense needle, is configured to introduce material into a via hole that extends through an insulative coating on the surface of the precursor hole or other aperture.
- Other features and advantages of the present invention will become apparent to those of skill in the art through consideration of the ensuing description, the accompanying drawings, and the appended claims.
- In the drawings, which depict exemplary embodiments of various features of the present invention:
-
FIG. 1 is a flowchart of a typical prior art method for forming vias in a substrate; -
FIG. 2 is a flowchart of an exemplary method for forming vias in a substrate in accordance with the invention; -
FIG. 3 is a perspective view of a portion of a semiconductor wafer containing via holes formed in accordance with a method of the invention; -
FIG. 4 is a schematic representation of various possible elements of an exemplary stereolithography apparatus that may be used to fabricate features including insulative polymeric coatings for via holes in substrates, such as semiconductor device components, in accordance with the present invention; -
FIG. 4A schematically depicts a stereolithographic fabrication tank which includes a variation of surface level control element, which stereolithographic fabrication tank may be used to effect methods of the present invention; -
FIG. 5 is a perspective view of a wafer support platform useful in a method of the invention; -
FIG. 5A is a partial, enlarged, cross-sectional view of a wafer support platform in accordance withFIG. 5 ; -
FIG. 6 is a perspective view of another embodiment of a wafer support platform useful in a method of the invention; -
FIG. 6A is a partial, enlarged, cross-sectional view of a wafer support platform in accordance withFIG. 6 ; -
FIG. 7 is an enlarged cross-sectional view of a wafer mounted on a support element and having precursor holes into which a first level of unconsolidated material is being injected or otherwise introduced prior to selective consolidation thereof in accordance with an exemplary embodiment of the invention; -
FIG. 8 is an enlarged cross-sectional view of a wafer mounted on a support element illustrating consolidation of a first level of unconsolidated material within a precursor hole to form an insulative coating in accordance with the invention; -
FIG. 9 is an enlarged cross-sectional view of a wafer mounted on a support element illustrating injection or other introduction of unconsolidated material into a precursor hole for formation of a subsequent layer of the insulative coating on a previously formed, at least partially consolidated layer of the insulative coating shown inFIG. 8 ; -
FIG. 10 is an enlarged cross-sectional view of a substrate, in this case a wafer, illustrating at least partial consolidation of material within the uppermost layer shown inFIG. 9 to extend the insulative coating and via hole upwardly within the precursor hole; -
FIG. 11 is an enlarged cross-sectional view of a wafer mounted on a support element illustrating injection or other introduction of unconsolidated material to form a final, uppermost layer over prior layers of the insulative coating; -
FIG. 12 is an enlarged cross-sectional view of a substrate, showing insulative coatings that include a plurality of layers within the precursor holes; -
FIG. 13 is an enlarged cross-sectional view of the substrate ofFIG. 13 , including vias formed from conductive material within the insulator-coated precursor holes thereof; and -
FIG. 14 is an enlarged cross-sectional view of a wafer mounted on another support element, such as that shown inFIGS. 6 and 6 A, by which unconsolidated material flows upwardly into precursor holes to a controlled level and consolidated into a hardened via hole-defining insulative coating in accordance with another embodiment of the invention. - Turning now to the present invention, an exemplary method is outlined in
FIG. 2 and illustrated in the remaining figures. The method is useful for lining one or more apertures, such as precursors to via holes 50 (FIG. 13 ), or “precursor holes” 70 (FIG. 8 ), formed in asubstrate 60 with aninsulative coating 80 to prevent shorting of conductive vias that are subsequently formed in the via holes. As shown inFIG. 3 ,substrate 60 may be a full or partial wafer of semiconductive material (e.g., silicon, gallium arsenide, indium phosphide), another large-scale substrate, such as an SOI-type substrate, an insulative substrate (e.g., glass, ceramic, etc.), an electrically conductive material, a flexible or rigid circuit board, an individual interposer or collection of individual interposers, an individual semiconductor device or collection of individual semiconductor devices, or the like. Theexemplary substrate 60 shown inFIG. 3 comprises amultichip wafer 61 containing many unsingulatedsemiconductor device components 63, depicted as being dice or chips, that are defined by cut lines, or “streets” 84.Substrate 60 is shown with afirst surface 74 and an opposedsecond surface 76.Surfaces semiconductor device component 63 ofwafer 61 so as to extend at least partially therethrough. - As outlined in
FIG. 2 and depicted inFIGS. 7 through 14 , the general acts of a method that incorporates teachings of the present invention comprise forming aprecursor hole 70 in asubstrate 60, atreference character 52 ofFIG. 2 , and passivating or otherwise forming an adhesion-promoting layer, orinsulative coating 80, on theinner surfaces 72 of eachprecursor hole 70, such as by exposure thereof to an oxidizing or nitridating atmosphere, atreference character 54 ofFIG. 2 . Such adhesion promotion is particularly useful whensubstrate 60 is formed from a semiconductive material, a conductive material, or another material to which a polymeric material that has been selected for further passivation ofinner surfaces 72 will not adequately adhere. - In a stereolithographic process, at
reference character 56 ofFIG. 2 , astereolithographic apparatus 98 is used to form a solid or semisolidinsulative coating 80 by selectively consolidating one or more successive layers ofunconsolidated material 78 that has been introduced into eachprecursor hole 70.Insulative coating 80 is formed from anunconsolidated material 78 such as a photopolymeric resin, resin-coated particulate material, or other material which may be consolidated by an energy beam, such as the illustratedlaser beam 220A, which may comprise electromagnetic radiation of a selected wavelength or range of wavelengths, or an electron beam or a beam of other energy suitable for at least partially consolidating the selected type ofunconsolidated material 78. Photopolymers believed to be suitable for use with astereolithography apparatus 98 that includes anultraviolet laser beam 220A include, without limitation, Cibatool SL 5170 and SL 5210 resins for the SLA-250/50HR system, Cibatool SL 5530 resin for the SLA-5000 and SLA-7000 systems of 3D Systems, Inc. of Valencia, Calif., and Cibatool SL 7510 resin for the SLA-7000 system, as well as RPC-800, manufactured by RPC, Ltd. of Many, Switzerland, a wholly owned subsidiary of 3D Systems. - The stereolithographic process at
reference character 56 has a plurality of specific subprocesses, identified atreference characters FIG. 2 , by which a thin layer ofunconsolidated material 78 is introduced into aprecursor hole 70 atreference character 64, selected regions ofunconsolidated material 78 are exposed to consolidating energy (e.g., irradiated) to an at least semisolid state to form an annular-shapedinsulative coating 80 or a layer thereof oninner surfaces 72 ofprecursor hole 70 atreference character 66, and the layer formation process ofreference character 64 and the consolidation process ofreference character 66 are repeated atreference character 68 as many times as necessary to complete theinsulative coating 80. Onceunconsolidated material 78 within eachprecursor hole 70 has been selectively consolidated, the resultinginsulative coating 80 defines an aperture of a completed viahole 90 of desired dimensions which extends throughsubstrate 60. - Two examples of the manner in which a layer of
unconsolidated material 78 may be formed in precursor holes 70 are described herein. - One example is illustrated in
FIGS. 7 through 11 , wherein asubstrate 60 having precursor holes 70 formed substantially therethrough is secured to asupport element 134 so that the lower ends 86 of precursor holes 70 are sealed against anupper support surface 150 ofsupport element 134. Aseal element 94 may optionally comprise and/or be carried by upper support surface 150 (seeFIG. 7 ). A quantity ofunconsolidated material 78 is shown as being injected from a dispense needle, represented atreference character 156, into eachprecursor hole 70 to a desired depth orthickness 126A, wherein the unconsolidated material has anupper surface 128A. The dispenseneedle 156 is movable in multiple directions, shown byarrows 162, to dispenseunconsolidated material 78 into eachprecursor hole 70 ofsubstrate 60. - Alternatively, an apparatus which includes multiple dispense needles (not shown) may be used to simultaneously dispense
unconsolidated material 78 into a plurality of precursor holes 70. As an alternative to the use of dispense needles,unconsolidated material 78 may be introduced into eachprecursor hole 70 by way of one or more spray nozzles, which are also represented byreference character 156. - As another alternative, a wave of
unconsolidated material 78 may be directed oversubstrate 60, with someunconsolidated material 78 entering precursor holes 70. Excessunconsolidated material 78 may then be removed from the surface ofsubstrate 60, as well as from precursor holes 70, by way of a vacuum system, which could apply a vacuum through one or more needles, which are also represented byreference character 156. - An example of the manner in which portions of
unconsolidated material 78 may be at least partially consolidated is illustrated in exemplaryFIG. 8 . Portions ofupper surfaces 128A ofunconsolidated material 78 in precursor holes 70 ofsubstrate 60 are irradiated with amovable laser beam 220A to at least partially consolidateunconsolidated material 78 into an at least semisolid state, thereby forming alayer 80A of eachinsulative coating 80. The movement oflaser beam 220A may be controlled by controller 700 (seeFIG. 4 ) to impartlayer 80A with a desired shape (e.g., cylindrical, frustoconical, etc.). A nonirradiated portion in eachlayer 80A of eachinsulative coating 80 comprises aportion 90A of a corresponding via hole 90 (seeFIG. 12 ), which is initially filled withunconsolidated material 78. - It should be noted that where the
substrate 60 is relatively thin, it may be possible to complete theinsulative coating 80 and enclosed viahole 90 in a single pass of thelaser beam 220A.Substrates 60 of greater thickness may require two or more passes of thelaser beam 220A over two or more corresponding layers of unconsolidated material to form two ormore layers insulative coating 80. In forming amultilayer insulative coating 80, the layer thicknesses 126A, 126B . . . 126 n may differ from one another. - As shown in
FIGS. 9 and 10 , where a plurality of passes is required, the processes ofFIGS. 7 and 8 are repeated at asecond level 128B. InFIG. 9 ,unconsolidated material 78 is introduced into eachprecursor hole 70 at a desired depth ofthickness upper surface 128A ofinsulative coating 80A. The quantity ofunconsolidated material 78 dispersed into eachprecursor hole 70 will depend upon the shape of theprecursor hole 70, the desired shape of the viahole 90 and the desiredlayer thickness 126B. InFIG. 10 , a second consolidation process is effected. A selected portion of theunconsolidated material 78 dispensed into the precursor holes 70 is consolidated by irradiation withlaser beam 220A whereby theunconsolidated material 78 is at least partially consolidated and adheres to both the underlyingconsolidated layer 80A and theinner surface 72 of theprecursor hole 70. -
FIG. 11 depicts the formation of a final (i.e., upper) layer of aninsulative coating 80 in accordance with the invention. In the example shown, theupper surface 128C ofinsulative coating 80 is substantially coplanar with thefirst surface 74 of thesubstrate 60. However, theupper surface 128C ofunconsolidated material 78 may alternatively be configured to be recessed relative tofirst surface 74 or to protrude therefrom, depending upon the configuration of conductors onfirst surface 74 or within thesubstrate 60. - Following formation of a
complete insulative coating 80 and its corresponding viahole 90, remainingunconsolidated material 78 is removed from thesubstrate 60, including from the via holes 90, as shown atreference character 58 ofFIG. 2 . In addition, thesubstrate 60 may be cleaned. The completedsubstrate 60, which is depicted as having three-layeredinsulative coatings 80, is illustrated inFIG. 12 . The recoveredunconsolidated material 78 may be reused. - Thereafter, a conductive material 82 (e.g., polysilicon, a metal, a metal alloy, a conductive or conductor-filled elastomer, etc.) may be introduced into each via
hole 90, as known in the art (e.g., by known deposition processes (e.g., PVD, CVD, electrolytic, electroless, or immersion plating processes, etc.), with a dispense needle, etc.), to complete the formation of thevias 50, as indicated atreference character 62 inFIG. 2 . Such a structure is depicted inFIG. 13 . - An exemplary
stereolithographic apparatus 98 for use in fabricatingvias 50 onsubstrates 60 is schematically depicted inFIG. 4 . The preferred,basic stereolithography apparatus 98 for implementation of the method of the instant invention, as well as operation of such apparatus, is described in great detail in U.S. patents assigned to 3D Systems, Inc. of Valencia, Calif., such patents including, without limitation, U.S. Pat. Nos. 4,575,330; 4,929,402; 4,996,010; 4,999,143; 5,015,424; 5,058,988; 5,059,021; 5,059,359; 5,071,337; 5,076,974; 5,096,530; 5,104,592; 5,123,734; 5,130,064; 5,133,987; 5,141,680; 5,143,663; 5,164,128; 5,174,931; 5,174,943; 5,182,055; 5,182,056; 5,182,715; 5,184,307; 5,192,469; 5,192,559; 5,209,878; 5,234,636; 5,236,637; 5,238,639; 5,248,456; 5,256,340; 5,258,146; 5,267,013; 5,273,691; 5,321,622; 5,344,298; 5,345,391; 5,358,673; 5,447,822; 5,481,470; 5,495,328; 5,501,824; 5,554,336; 5,556,590; 5,569,349; 5,569,431; 5,571,471; 5,573,722; 5,609,812; 5,609,813; 5,610,824; 5,630,981; 5,637,169; 5,651,934; 5,667,820; 5,672,312; 5,676,904; 5,688,464; 5,693,144; 5,695,707; 5,711,911; 5,776,409; 5,779,967; 5,814,265; 5,850,239; 5,854,748; 5,855,718; 5,855,836; 5,885,511; 5,897,825; 5,902,537; 5,902,538; 5,904,889; 5,943,235; and 5,945,058. The disclosure of each of the foregoing patents is hereby incorporated in its entirety by this reference. -
Stereolithographic apparatus 98 includes afabrication tank 100, as well as amaterial consolidation system 200, amachine vision system 300, acleaning component 400, and amaterial reclamation system 500 that are associated withfabrication tank 100. The depictedstereolithographic apparatus 98 also includes asubstrate handling system 600, such as a rotary feed system or linear feed system available from Genmark Automation Inc. of Sunnyvale, Calif., for movingsubstrates 60 to and from a system ofstereolithographic apparatus 98. Features of one or more of the foregoing systems may be associated with one ormore controllers 700, such as computer processors or smaller groups of logic circuits, in such a way as to effect their operation in a desired manner. -
Controller 700 may comprise a computer or acomputer processor 720, such as a so-called “microprocessor,” which may be programmed to effect a number of different functions. Alternatively,controller 700 may be programmed to effect a specific set of related functions or even a single function. Eachcontroller 700 ofstereolithographic apparatus 98 may be associated with a single system thereof or a plurality of systems so as to orchestrate the operation of such systems relative to one another. - With regard to
controller 700, a 3-D CAD drawing ofsubstrate 60 with an object, such as aninsulative coating 80, to be fabricated is placed, in the form of a data file, in the memory of acomputer processor 720 controlling the operation ofapparatus 98 ifcomputer processor 720 is not under control of a CAD program by which the original object design was effected. In other words, an object design may be effected in a first computer in an engineering or research facility and the data files transferred tocomputer processor 720 ofapparatus 98 for fabrication of theinsulative coatings 80. The data is preferably formatted in an STL (for STereoLithography) file, STL being a standardized format employed by most manufacturers of stereolithography equipment. In an STL file, the boundary surfaces of an object (e.g., insulative coating 80) are defined as a mesh of interconnected triangles. - Fabrication tank 100 (or a chamber within the tank) is configured to contain a
support system 130. In turn,support system 130 is configured to carry one ormore fabrication substrates 60. By way of example only, the types ofsubstrates 60 thatsupport system 130 may be configured to carry may include, without limitation, a bulk semiconductor substrate (e.g., a full orpartial wafer 61 of semiconductive material, such as silicon, gallium arsenide, indium phosphide, a silicon-on-insulator (SOI) type substrate, such as silicon-on-ceramic (SOC), silicon-on-glass (SOG), or silicon-on-sapphire (SOS), etc.) that includes a plurality ofsemiconductor device components 63 thereon. -
Fabrication tank 100 may communicate with a reservoir (not shown) from whichunconsolidated material 78 may be drawn to flow into the fabrication tank. Suchunconsolidated material 78 may comprise, for example, a photoimageable polymer, or “photopolymer,” particles of thermoplastic polymer, resin-coated particles, or the like. - The
fabrication tank 100,support system 130 andcontroller 700 may be configured to automatically maintain a precise, constant level ofsurface 128 of a portion ofvolume 124 ofunconsolidated material 78 located within the tank 100 (or chamber therein). Thus, an object, such asinsulative coating 80, may be formed in a thin layer ofunconsolidated material 78 by consolidatingenergy 220. - A
material consolidation system 200 is associated withfabrication tank 100 in such a way as to direct consolidatingenergy 220 intofabrication tank 100, toward at least areas ofsurface 128 ofvolume 124 ofunconsolidated material 78 withinfabrication tank 100 that are located within precursor holes 70 insubstrate 60.Material consolidation system 200 includes asource 210 of consolidatingenergy 220. If consolidatingenergy 220 is focused,source 210 or alocation control element 212 associated therewith (e.g., a set of galvanometers, including one for x-axis movement and another for y-axis movement) may be configured to direct, or position, consolidatingenergy 220 toward a plurality of desired areas ofsurface 128. Alternatively, if consolidatingenergy 220 remains relatively unfocused, it may be directed generally towardsurface 128 from a single, fixed location or from a plurality of different locations. In any event, operation ofsource 210, as well as movement thereof, if any, may be effected under the direction ofcontroller 700. A currently preferredenergy source 210 is a laser generator which creates alaser beam 220A which is precisely focusable by a series ofmirrors 214 at afocus point 224 in or on a selected portion ofsurface 128 to be consolidated. A focused energy beam (e.g.,laser beam 220A) having a “spot” diameter 222 (seeFIG. 8 ) of up to about 130Φ m or even larger may be used to forminsulative coatings 80 in accordance with teachings of the present invention.Beam diameters 222 of less than about 50Φ m and as small as about 17Φ m may also be used to forminsulative coatings 80 through which viaholes 90 having diameters of about 17Φ m to about 150Φ m extend. It is currently preferred that, whenlaser beam 220A is moved across surface 128 (i.e., in the X-Y plane), the resolution oflaser beam 220A be about 8Φ m over at least a 0.5 inch×0.25 inch field from a predetermined center point onsurface 128, thereby providing a high resolution scan across an area of at least 1.0 inch×0.5 inch. Of course, it is desirable to have substantially this high a resolution across the entirety ofsurface 128 to be scanned bylaser beam 220A, such area being termed the “field of exposure.” A laser wavelength, typically UV, is selected to provide rapid consolidation of the particular photopolymeric material within a precisely defined region. - When
material consolidation system 200 directs focused consolidatingenergy 220 towardsurface 128 ofvolume 124 ofunconsolidated material 78,stereolithographic apparatus 98 may also include amachine vision system 300.Machine vision system 300 facilitates the direction of focused consolidatingenergy 220 toward desired locations of features (e.g., the locations within precursor holes 70 at which insulativecoatings 80 are to be formed) onsubstrate 60. As withmaterial consolidation system 200, operation ofmachine vision system 300 may be prescribed bycontroller 700. If any portion ofmachine vision system 300, such as acamera 310 thereof, moves relative tofabrication tank 100, that portion ofmachine vision system 300 may be positioned so as provide a clear path to all of the locations ofsurface 128 that are located on eachsubstrate 60 withinfabrication tank 100. - It is understood that the
material consolidation system 200 may also be configured to fabricate other features on thesubstrate 60 in addition to theinsulative coatings 80 through which viaholes 90 extend. Optionally, one or both ofmaterial consolidation system 200 andmachine vision system 300 may be oriented and configured to operate in association with a plurality offabrication tanks 100 or reservoirs therein, each used for fabrication of a desired feature. Thecontroller 700 is then configured for orchestrating the operation ofmaterial consolidation system 200,machine vision system 300, andsubstrate handling system 600 relative to a plurality offabrication tanks 100. -
Cleaning component 400 ofstereolithographic apparatus 98 may also operate under the direction ofcontroller 700.Cleaning component 400 ofstereolithographic apparatus 98 may be continuous withfabrication tank 100 or positioned adjacent thereto to cleanunconsolidated material 78 from thesubstrate 60. If cleaningcomponent 400 is continuous withfabrication tank 100, anyunconsolidated material 78 that remains on asubstrate 60 may be removed therefrom prior to introduction of anothersubstrate 60 intofabrication tank 100. - If cleaning
component 400 is positioned adjacent tofabrication tank 100, residualunconsolidated material 78 may be removed from asubstrate 60 as it is being moved from fabrication tank 100 (or from one of several chambers thereof). Alternatively, anyunconsolidated material 78 remaining onsubstrate 60 may be removed therefrom after the substrate has been removed fromfabrication tank 100, in which case the cleaning process may occur as anothersubstrate 60 is positioned within fabrication tank 100 (or chamber thereof). -
Material reclamation system 500 collects excessunconsolidated material 78 that has been removed from asubstrate 60 by cleaningcomponent 400, then returns the excessunconsolidated material 578 to thefabrication tank 100 or a reservoir (not shown) which is associated withfabrication tank 100 for maintaining a desired level, or elevation, ofsurface 128. - Referring again to
FIG. 7 ,substrate 60 may be carried upon asupport element 134 which is held in a fixed position as a controlled volume ofunconsolidated material 78 is introduced, by a dispenseneedle 156, into eachprecursor hole 70. Of course, dispenseneedle 156 communicates with a source (not shown) ofunconsolidated material 78. As illustrated byarrows 162, dispenseneedle 156 moves along at least three axes, thereby facilitating positioning thereof over or within eachprecursor hole 70 without contactingfirst surface 74 ofsubstrate 60. The operation and movement of dispenseneedle 156 may be under control ofcontroller 700. Multiple levels of injections, with intervening consolidation steps, are required to form amultilayer insulative coating 80. - Alternatively, as shown in
FIG. 4 , asubstrate support system 130 supports and maintains asubstrate 60 at a desired elevation withinfabrication tank 100. Thesupport system 130 includes asupport element 134 upon which asubstrate 60 is positioned. Amotorized actuation element 132 movessupport element 134 through apositioning element 136. Such movement may be vertical, for controlling the level of unconsolidated material 78 (seeFIG. 12 ) within the precursor holes 70 ofsubstrate 60, and may also be rotatory about a vertical axis 138 (FIG. 5 ) to rotationally position asubstrate 60. Additionally, rotational movement of asubstrate 60 at a relatively high RPM will provide a cleaning action to remove unconsolidated material as well as other substances from the substrate. -
FIGS. 5 and 5 A depict another exemplary type of asupport element 134′ which may be used. Thesupport element 134′ has aflat support surface 150 and aperipheral edge 92, which are shown as configured for a full wafer, but may be adapted for use in supporting a partial wafer, single semiconductor device, or other full orpartial fabrication substrate 60. In this embodiment,support surface 150 ofsupport element 134′ is sealable against thesecond surface 76 ofsubstrate 60. -
FIGS. 6, 6A , and 14 depict yet another exemplary type ofsupport element 134″. In this embodiment, astep 96 encircles the inside of theperipheral edge 92 for supporting the edge of asubstrate 60, such as awafer 61. As supported, thesubstrate 60 is spaced from the perforatedsupport surface 150. One ormore perforations 148 permit flow ofunconsolidated material 78 into the lower ends 86 of the precursor holes 70 and subsequently into the lower openings of the via holes 90 (FIG. 12 ). The desired level ofsurface 128 ofvolume 124 ofunconsolidated material 78 may be achieved by either moving the level ofsurface 128 upward (addingunconsolidated material 78 to fabrication tank 100) or displacingunconsolidated material 78 within fabrication tank 100 (e.g., by submersing thesupport element 134″ and attachedsubstrate 60 downward into the unconsolidated material 78), or by a combination of the foregoing techniques. - As shown in
FIG. 4 , apositioning element 136 is depicted as being secured to thelower surface 152 of thesupport element 134 and as being associated with anactuation element 132, by whichpositioning element 136 is moved vertically (and, optionally, rotationally) to position asubstrate 60 for stereolithographic fabrication ofinsulative coatings 80 oninner surfaces 72 of precursor holes 70 ofsubstrate 60. By way of example only,positioning element 136 may comprise a hydraulically or pneumatically actuated piston, a screw, a linear actuator or stepper element, a series of gears, or the like. Alternatively, thesupport element 134 may be laterally supported.Actuation element 132 is, of course, associated with and configured to effect movement ofpositioning element 136. Accordingly, examples ofactuation elements 132 that may be used as part ofsupport system 130 include, but are not limited to, hydraulic actuators, pneumatic actuators, screw-drive motors, stepper motors, and other known actuation means for controlling the movement ofpositioning element 136 in such a way as to causesupport element 134 to move from one elevation to another in a substantially vertical direction and with a higher degree of dimensional precision. Additionally,positioning element 136 andactuation element 132 may elevatesupport element 134 and, thus, eachfabrication substrate 60 thereon out of the support element cavity 146 (FIGS. 5A, 6A ) to facilitate movement of eachfabrication substrate 60 by substrate handling system 600 (FIGS. 1 and 2 ). Alternatively, the level at which surface 128 ofvolume 124 ofunconsolidated material 78 is located may be lowered belowsupport surface 150. - Control over the operation of
actuation element 132 and, thus, over the movement ofpositioning element 136 and elevation ofsupport element 134 may be provided by a processing element such ascontroller 700 or a separate processor dedicated for use withsupport system 130 ortank 100, in communication therewith, either as a part oftank 100 or, more generally, as a part of thestereolithographic apparatus 98. - A surface
level control element 154 may be configured to maintainsurface 128 ofvolume 124 ofunconsolidated material 78 at a substantially constant elevation. Surfacelevel control element 154 may comprise a level sensor and an element for adjustingvolume 124 ofunconsolidated material 78. The surface level ofunconsolidated material 78 is monitored and facilitates adjustment or displacement ofvolume 124 to change the elevation ofsurface 128 and thereby maintainsurface 128 at a substantially constant elevation. Such control is known in the art. - Alternatively, as shown in
FIG. 4A , a surfacelevel control element 154′ may include one or more apertures orother openings 102 in aside wall 101 oftank 100′ that havelower edges 103 that are positioned at an elevation withintank 100′ at which surface 128 ofvolume 124 ofunconsolidated material 78 is to be maintained. In addition, surfacelevel control element 154′ includes one ormore receptacles 104 that communicate withopenings 102 to receive overflowingunconsolidated material 78 assupport element 134 and a workpiece, if any, thereon, as well as stereolithographically fabricated objects, are lowered intotank 100′ and displaceunconsolidated material 78 therein. A pumping system or othermaterial recycling element 105 may communicate with eachreceptacle 104 in such a way as to return overflowedunconsolidated material 78 totank 100′ assupport element 134 is raised to facilitate stereolithographic fabrication of one or more other objects. - The introduction of
support element 134 or one ormore fabrication substrates 60 into avolume 124 ofunconsolidated material 78 contained within tank 100 (or a reservoir contained therein) may result in the introduction of gas or air bubbles intounconsolidated material 78. Accordingly, referring again toFIG. 4 ,fabrication tank 100 may optionally include abubble elimination system 160 to facilitate the removal of air or gas bubbles (not shown) fromunconsolidated material 78. By way of example,bubble elimination system 160 may comprise an ultrasonic transducer of a known type (e.g., a piezoelectric transducer), which causesfabrication tank 100 orsupport system 130 thereof to vibrate. Vibrations infabrication tank 100 orsupport system 130 are transmitted tounconsolidated material 78, causing any bubbles therein to dislodge from a structure to which they are adhered and float to surface 128, where they will pop or may be removed, such as by use of negative pressure. Thus, a desired level of unconsolidated material will be maintained in eachprecursor hole 70. - It is well known that the resolution of a
laser beam 220A that is to be moved may be substantially maintained by keeping the path oflaser beam 220A as constant (in this case, vertical) as possible. This may be done by increasing the path length of thatlaser beam 220A (e.g., to about twelve (12) feet). Nonetheless, it may not be practical for astereolithographic apparatus 98 that incorporates teachings of the present invention to include alaser beam 220A with asource 210 that is positioned a sufficient distance fromsurface 128 ofvolume 124 ofunconsolidated material 78 that is to be selectively consolidated bylaser beam 220A. Accordingly,laser source 210 may also include asuitable mirror 214 or series ofmirrors 214 that results in a nonlinear path forlaser beam 220A to provide a desired path length L in a fixed amount of available space. As depicted, the area ofmirror 214 may be large enough to substantially cover the entire cone of possible angles at whichlaser beam 220A may be directed bylocation control element 212 and, thus, to reflect consolidatingenergy 220 from every possible direction onto a corresponding location ofsurface 128 asfocused laser beam 220A. - Optionally, or as an alternative to the use of a
location control element 212, the position and/or orientation of one or more ofmirrors 214 may be moved, such as by a motor controlled bycontroller 700. - The methods of the present invention provide substantial advantages. First, polymeric materials may be used which are less expensive than parylene resin used in the prior art. Second, there is substantially no wasted polymeric material. While the prior art method forms a layer of parylene resin over the entire substrate surface and application chamber interior (requiring removal), the present method forms hardened material only within a predetermined space within precursor holes. The formed insulative coating structure comprises all of the consolidated material. Unconsolidated resin removed from the substrate is typically reusable. The precision of stereolithography apparatus enables via holes to be formed quickly, accurately and uniformly at the wafer level. In addition, other (non-via) structures may be formed using the same apparatus.
- Although the foregoing description contains many specifics, these should not be construed as limiting the scope of the present invention, but merely as providing illustrations of some of the presently preferred embodiments. Similarly, other embodiments of the invention may be devised which do not depart from the spirit or scope of the present invention. Moreover, features from different embodiments of the invention may be employed in combination. The scope of the invention is, therefore, indicated and limited only by the appended claims and their legal equivalents, rather than by the foregoing description. All additions, deletions, and modifications to the invention, as disclosed herein, which fall within the meaning and scope of the claims are to be embraced thereby.
Claims (21)
1. A surface level control system for a fabrication tank of a programmable material consolidation apparatus, comprising:
at least one aperture defined in a wall of the fabrication tank; and
at least one receptacle in communication with the at least one aperture for receiving unconsolidated material therefrom.
2. The surface level control system of claim 1 , wherein the at least one aperture and the at least one receptacle are configured to maintain a level of unconsolidated material within the fabrication tank at a substantially constant elevation.
3. The surface level control system of claim 1 , wherein the at least one aperture is configured and located so as to remove a displaced volume of the unconsolidated material from the fabrication tank.
4. The surface level control system of claim 1 , wherein a lowermost edge of the at least one aperture is positioned at about the same elevation as a desired surface level for unconsolidated material within the fabrication tank.
5. The surface level control system of claim 1 , wherein a lowermost edge of the at least one aperture is positioned at about the same elevation as a focal point plane for consolidating radiation within the fabrication tank.
6. The surface level control system of claim 1 , wherein the at least one aperture is in constant communication with the at least one receptacle.
7. The surface level control system of claim 1 , wherein the at least one aperture is in selective communication with the at least one receptacle.
8. The surface level control system of claim 7 , further comprising:
at least one sensor for monitoring a surface level of unconsolidated material within the fabrication tank.
9. The surface level control system of claim 1 , wherein the at least one receptacle comprises a container.
10. The surface level control system of claim 1 , wherein the receptacle comprises or is in communication with a material recycling element for reintroducing unconsolidated material into the fabrication tank.
11. The surface level control system of claim 10 , wherein the material recycling element communicates with a fluid inflow element in communication with the fabrication tank.
12. A programmable material consolidation apparatus, comprising:
a fabrication tank for containing unconsolidated material, the fabrication tank including a fabrication elevation; and
a surface level control system in communication with the fabrication tank and comprising at least one aperture including a lowermost edge positioned so as to maintain a surface level of the unconsolidated material substantially at the fabrication elevation of the fabrication tank.
13. The programmable material consolidation apparatus of claim 12 , wherein the surface level control system further comprises at least one receptacle in communication with the at least one aperture.
14. The programmable material consolidation apparatus of claim 12 , wherein the at least one aperture of the surface level control system constantly remains open.
15. The programmable material consolidation apparatus of claim 12 , wherein the surface level control system is configured to selectively remove unconsolidated material from the fabrication tank.
16. The programmable material consolidation apparatus of claim 15 , wherein the surface level control system includes at least one sensor for monitoring the surface level of the unconsolidated material.
17. The programmable material consolidation apparatus of claim 12 , wherein surface level control system comprises or communicates with a material recycling system.
18. The programmable material consolidation apparatus of claim 17 , wherein the material recycling system is configured to reintroduce unconsolidated material into the fabrication tank.
19. A material recycling system for use with a fabrication tank of a programmable material consolidation apparatus, comprising:
a receptacle for unconsolidated material from the fabrication tank; and
an input element for returning the unconsolidated material to the fabrication tank.
20. The material recycling system of claim 19 , further comprising:
at least one sensor for monitoring a surface level of unconsolidated material within the fabrication tank.
21. The material recycling system of claim 20 , wherein the at least one sensor provides information useful in determining a volume of unconsolidated material to be removed from the fabrication tank or introduced into the fabrication tank to maintain the surface level at a substantially constant elevation.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/601,968 US20070067064A1 (en) | 2003-09-16 | 2006-11-20 | Surface level control systems and material recycling systems for use with programmable material consolidation apparatus |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/663,944 US6984583B2 (en) | 2003-09-16 | 2003-09-16 | Stereolithographic method for forming insulative coatings for via holes in semiconductor devices |
US11/212,226 US7138334B2 (en) | 2003-09-16 | 2005-08-25 | Systems for forming insulative coatings for via holes in semiconductor devices |
US11/601,968 US20070067064A1 (en) | 2003-09-16 | 2006-11-20 | Surface level control systems and material recycling systems for use with programmable material consolidation apparatus |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/212,226 Division US7138334B2 (en) | 2003-09-16 | 2005-08-25 | Systems for forming insulative coatings for via holes in semiconductor devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070067064A1 true US20070067064A1 (en) | 2007-03-22 |
Family
ID=34274485
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/663,944 Expired - Fee Related US6984583B2 (en) | 2003-09-16 | 2003-09-16 | Stereolithographic method for forming insulative coatings for via holes in semiconductor devices |
US11/212,226 Expired - Fee Related US7138334B2 (en) | 2003-09-16 | 2005-08-25 | Systems for forming insulative coatings for via holes in semiconductor devices |
US11/212,963 Abandoned US20060006503A1 (en) | 2003-09-16 | 2005-08-25 | Insulative coatings for apertures of semiconductor device components and semiconductor device components including insulative coatings |
US11/601,968 Abandoned US20070067064A1 (en) | 2003-09-16 | 2006-11-20 | Surface level control systems and material recycling systems for use with programmable material consolidation apparatus |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/663,944 Expired - Fee Related US6984583B2 (en) | 2003-09-16 | 2003-09-16 | Stereolithographic method for forming insulative coatings for via holes in semiconductor devices |
US11/212,226 Expired - Fee Related US7138334B2 (en) | 2003-09-16 | 2005-08-25 | Systems for forming insulative coatings for via holes in semiconductor devices |
US11/212,963 Abandoned US20060006503A1 (en) | 2003-09-16 | 2005-08-25 | Insulative coatings for apertures of semiconductor device components and semiconductor device components including insulative coatings |
Country Status (1)
Country | Link |
---|---|
US (4) | US6984583B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090312859A1 (en) * | 2008-06-16 | 2009-12-17 | Electro Scientific Industries, Inc. | Modifying entry angles associated with circular tooling actions to improve throughput in part machining |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4071615B2 (en) * | 2002-12-20 | 2008-04-02 | 株式会社フジクラ | Method for forming through electrode and substrate with through electrode |
US7429335B2 (en) * | 2004-04-29 | 2008-09-30 | Shen Buswell | Substrate passage formation |
US7615479B1 (en) * | 2004-11-08 | 2009-11-10 | Alien Technology Corporation | Assembly comprising functional block deposited therein |
JP4664688B2 (en) * | 2005-01-14 | 2011-04-06 | 東芝メモリシステムズ株式会社 | Manufacturing method of industrial products |
US7633167B2 (en) | 2005-09-29 | 2009-12-15 | Nec Electronics Corporation | Semiconductor device and method for manufacturing same |
US7626269B2 (en) * | 2006-07-06 | 2009-12-01 | Micron Technology, Inc. | Semiconductor constructions and assemblies, and electronic systems |
US7560371B2 (en) * | 2006-08-29 | 2009-07-14 | Micron Technology, Inc. | Methods for selectively filling apertures in a substrate to form conductive vias with a liquid using a vacuum |
KR20080023814A (en) * | 2006-09-12 | 2008-03-17 | 주식회사 하이닉스반도체 | Method for forming fine patterns of semiconductor devices |
US8776391B1 (en) * | 2007-04-13 | 2014-07-15 | Align Technology, Inc. | System for post-processing orthodontic appliance molds |
US8476735B2 (en) | 2007-05-29 | 2013-07-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Programmable semiconductor interposer for electronic package and method of forming |
US20090050939A1 (en) * | 2007-07-17 | 2009-02-26 | Briere Michael A | Iii-nitride device |
US7958477B2 (en) * | 2008-03-12 | 2011-06-07 | International Business Machines Corporation | Structure, failure analysis tool and method of determining white bump location using failure analysis tool |
US8114767B2 (en) * | 2008-03-12 | 2012-02-14 | International Business Machines Corporation | Structure, semiconductor structure and method of manufacturing a semiconductor structure and packaging thereof |
US7955875B2 (en) * | 2008-09-26 | 2011-06-07 | Cree, Inc. | Forming light emitting devices including custom wavelength conversion structures |
DE102010025966B4 (en) * | 2010-07-02 | 2012-03-08 | Schott Ag | Interposer and method for making holes in an interposer |
US9147663B2 (en) | 2013-05-28 | 2015-09-29 | Intel Corporation | Bridge interconnection with layered interconnect structures |
TWI629162B (en) * | 2014-03-25 | 2018-07-11 | Dws有限責任公司 | Computer-implementted method, and equipment and computer program product for defining a supporting structure for a three-dimensional object to be made through stereolithography |
TWI526294B (en) * | 2014-04-15 | 2016-03-21 | 三緯國際立體列印科技股份有限公司 | Three dimensional printing apparatus |
TWI561401B (en) * | 2014-04-29 | 2016-12-11 | Xyzprinting Inc | Three dimensional printing apparatus |
EP3261841B1 (en) * | 2015-02-26 | 2021-03-17 | Corning Incorporated | Additive manufacturing processes for making transparent 3d parts from inorganic materials |
CN106206409B (en) * | 2015-05-08 | 2019-05-07 | 华邦电子股份有限公司 | Stack electronic device and its manufacturing method |
TW201906515A (en) | 2017-06-26 | 2019-02-01 | 金像電子股份有限公司 | Fabrication method of circuit board |
FR3116461B1 (en) * | 2020-11-26 | 2022-12-23 | S A S 3Dceram Sinto | Machine for manufacturing raw parts in ceramic or metallic material |
Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2297012A (en) * | 1942-03-18 | 1942-09-29 | James D Mooney | Apparatus for illustrating economics |
US4571322A (en) * | 1982-11-29 | 1986-02-18 | General Electric Company | Method for providing insulated holes in conducting substrate |
US4791248A (en) * | 1987-01-22 | 1988-12-13 | The Boeing Company | Printed wire circuit board and its method of manufacture |
US5208068A (en) * | 1989-04-17 | 1993-05-04 | International Business Machines Corporation | Lamination method for coating the sidewall or filling a cavity in a substrate |
US5525051A (en) * | 1993-03-22 | 1996-06-11 | Sony Corporation | Optical molding apparatus |
US5700406A (en) * | 1996-04-26 | 1997-12-23 | Bpm Technology, Inc. | Process of and apparatus for making a three-dimensional article |
US5891382A (en) * | 1988-09-26 | 1999-04-06 | 3D System, Inc. | Recoating of stereolithographic layers |
US5976448A (en) * | 1996-05-29 | 1999-11-02 | Dsm N.V. | Optical forming apparatus for forming three-dimensional objects |
US6251488B1 (en) * | 1999-05-05 | 2001-06-26 | Optomec Design Company | Precision spray processes for direct write electronic components |
US6259962B1 (en) * | 1999-03-01 | 2001-07-10 | Objet Geometries Ltd. | Apparatus and method for three dimensional model printing |
US6268584B1 (en) * | 1998-01-22 | 2001-07-31 | Optomec Design Company | Multiple beams and nozzles to increase deposition rate |
US6391251B1 (en) * | 1999-07-07 | 2002-05-21 | Optomec Design Company | Forming structures from CAD solid models |
US20020171177A1 (en) * | 2001-03-21 | 2002-11-21 | Kritchman Elisha M. | System and method for printing and supporting three dimensional objects |
US6521844B1 (en) * | 1999-10-29 | 2003-02-18 | International Business Machines Corporation | Through hole in a photoimageable dielectric structure with wired and uncured dielectric |
US20030102566A1 (en) * | 1999-02-26 | 2003-06-05 | Farnworth Warren M. | Stereolithographic method for applying materials to electronic component substrates and resulting structures |
US20030151167A1 (en) * | 2002-01-03 | 2003-08-14 | Kritchman Eliahu M. | Device, system and method for accurate printing of three dimensional objects |
US20040112881A1 (en) * | 2002-04-11 | 2004-06-17 | Bloemeke Stephen Roger | Circle laser trepanning |
US6903443B2 (en) * | 1997-12-18 | 2005-06-07 | Micron Technology, Inc. | Semiconductor component and interconnect having conductive members and contacts on opposing sides |
US7012337B2 (en) * | 2002-08-01 | 2006-03-14 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device including a photosensitive resin covering at least a portion of a substrate having a via hole |
US7030010B2 (en) * | 2002-08-29 | 2006-04-18 | Micron Technology, Inc. | Methods for creating electrophoretically insulated vias in semiconductive substrates and resulting structures |
US7045886B2 (en) * | 2002-03-01 | 2006-05-16 | Kabushiki Kaisha Toshiba | Semiconductor device and method of fabricating the same |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5014737A (en) * | 1989-11-13 | 1991-05-14 | Allan Berman | Quartz integrated trough/sump recirculating filtered high-purity chemical bath |
JPH0424987A (en) * | 1990-05-15 | 1992-01-28 | Nitto Boseki Co Ltd | Base material for printed wiring board composed of photo-setting resin |
-
2003
- 2003-09-16 US US10/663,944 patent/US6984583B2/en not_active Expired - Fee Related
-
2005
- 2005-08-25 US US11/212,226 patent/US7138334B2/en not_active Expired - Fee Related
- 2005-08-25 US US11/212,963 patent/US20060006503A1/en not_active Abandoned
-
2006
- 2006-11-20 US US11/601,968 patent/US20070067064A1/en not_active Abandoned
Patent Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2297012A (en) * | 1942-03-18 | 1942-09-29 | James D Mooney | Apparatus for illustrating economics |
US4571322A (en) * | 1982-11-29 | 1986-02-18 | General Electric Company | Method for providing insulated holes in conducting substrate |
US4791248A (en) * | 1987-01-22 | 1988-12-13 | The Boeing Company | Printed wire circuit board and its method of manufacture |
US5891382A (en) * | 1988-09-26 | 1999-04-06 | 3D System, Inc. | Recoating of stereolithographic layers |
US5208068A (en) * | 1989-04-17 | 1993-05-04 | International Business Machines Corporation | Lamination method for coating the sidewall or filling a cavity in a substrate |
US5525051A (en) * | 1993-03-22 | 1996-06-11 | Sony Corporation | Optical molding apparatus |
US5700406A (en) * | 1996-04-26 | 1997-12-23 | Bpm Technology, Inc. | Process of and apparatus for making a three-dimensional article |
US5976448A (en) * | 1996-05-29 | 1999-11-02 | Dsm N.V. | Optical forming apparatus for forming three-dimensional objects |
US6903443B2 (en) * | 1997-12-18 | 2005-06-07 | Micron Technology, Inc. | Semiconductor component and interconnect having conductive members and contacts on opposing sides |
US6268584B1 (en) * | 1998-01-22 | 2001-07-31 | Optomec Design Company | Multiple beams and nozzles to increase deposition rate |
US20030102566A1 (en) * | 1999-02-26 | 2003-06-05 | Farnworth Warren M. | Stereolithographic method for applying materials to electronic component substrates and resulting structures |
US6259962B1 (en) * | 1999-03-01 | 2001-07-10 | Objet Geometries Ltd. | Apparatus and method for three dimensional model printing |
US6251488B1 (en) * | 1999-05-05 | 2001-06-26 | Optomec Design Company | Precision spray processes for direct write electronic components |
US6391251B1 (en) * | 1999-07-07 | 2002-05-21 | Optomec Design Company | Forming structures from CAD solid models |
US6521844B1 (en) * | 1999-10-29 | 2003-02-18 | International Business Machines Corporation | Through hole in a photoimageable dielectric structure with wired and uncured dielectric |
US20020171177A1 (en) * | 2001-03-21 | 2002-11-21 | Kritchman Elisha M. | System and method for printing and supporting three dimensional objects |
US20030151167A1 (en) * | 2002-01-03 | 2003-08-14 | Kritchman Eliahu M. | Device, system and method for accurate printing of three dimensional objects |
US7045886B2 (en) * | 2002-03-01 | 2006-05-16 | Kabushiki Kaisha Toshiba | Semiconductor device and method of fabricating the same |
US20040112881A1 (en) * | 2002-04-11 | 2004-06-17 | Bloemeke Stephen Roger | Circle laser trepanning |
US7012337B2 (en) * | 2002-08-01 | 2006-03-14 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device including a photosensitive resin covering at least a portion of a substrate having a via hole |
US7030010B2 (en) * | 2002-08-29 | 2006-04-18 | Micron Technology, Inc. | Methods for creating electrophoretically insulated vias in semiconductive substrates and resulting structures |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090312859A1 (en) * | 2008-06-16 | 2009-12-17 | Electro Scientific Industries, Inc. | Modifying entry angles associated with circular tooling actions to improve throughput in part machining |
Also Published As
Publication number | Publication date |
---|---|
US7138334B2 (en) | 2006-11-21 |
US6984583B2 (en) | 2006-01-10 |
US20060006503A1 (en) | 2006-01-12 |
US20050056913A1 (en) | 2005-03-17 |
US20050282383A1 (en) | 2005-12-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7138334B2 (en) | Systems for forming insulative coatings for via holes in semiconductor devices | |
US7225044B2 (en) | Methods for supporting substrates during fabrication of one or more objects thereon by programmable material consolidation techniques | |
US6500746B2 (en) | Stereolithographically fabricated conductive elements, semiconductor device components and assemblies including such conductive elements, and methods | |
US6562278B1 (en) | Methods of fabricating housing structures and micromachines incorporating such structures | |
US6998334B2 (en) | Semiconductor devices with permanent polymer stencil and method for manufacturing the same | |
US20050288813A1 (en) | Direct write and freeform fabrication apparatus and method | |
WO2016185215A1 (en) | A circuit board and component fabrication apparatus | |
JP2000077824A (en) | Formation of through hole |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |