US20070023915A1 - On-chip test circuit for assessing chip integrity - Google Patents
On-chip test circuit for assessing chip integrity Download PDFInfo
- Publication number
- US20070023915A1 US20070023915A1 US11/161,304 US16130405A US2007023915A1 US 20070023915 A1 US20070023915 A1 US 20070023915A1 US 16130405 A US16130405 A US 16130405A US 2007023915 A1 US2007023915 A1 US 2007023915A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- chip
- semiconductor chip
- seal ring
- die seal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2884—Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2853—Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
- H01L2224/05085—Plural internal layers being stacked with additional elements, e.g. vias arrays, interposed between the stacked layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
Definitions
- the present invention relates generally to the reliability test of semiconductor integrated circuit chips and, more particularly, to an on-chip test circuit constructed at corners of an integrated circuit chip or die for assessing chip integrity.
- low-k dielectrics have relatively lower mechanical strength than that of conventional silicon oxide dielectrics such as FSG or USG.
- the use of low-k dielectrics poses this industry another problem that the adhesion ability, either at the interface between two adjacent low-k dielectric layers or at the interface between a low-k dielectric layer and a dissimilar dielectric layer, is somewhat inadequate to meet the requirements in the subsequent wafer treatment processes such as wafer dicing, which is typically performed to mechanically cut a semiconductor wafer into a number of individual IC chips.
- SAM Scanning Acoustic Tomography
- SAM Scanning Acoustic Microscopy
- the SAM technique has some drawbacks. During the bare die check after dicing, very small cracks are difficult to detect because of the detection limit of the SAM tools. Typically, the detection limit of the commercial SAM tools is about 1 micrometer. On the other hand, even the delamination defect is detectable it is often difficult to characterize the specific location of the defect for the packaged IC check. That is, the information whether the defect is in the interlayer of the IC chip or at the interface between the IC chip and packaging material is not available.
- a semiconductor chip having test circuit for assessing chip integrity includes an active inner circuit; a die seal ring surrounding the active inner circuit; a first circuit structure fabricated at a first corner of the semiconductor chip outside the die seal ring and electrically connected to the die seal, wherein the first circuit structure has a first solder pad; and a second circuit structure fabricated at a second corner of the semiconductor chip outside the die seal ring and electrically connected to the die seal, wherein the second circuit structure has a second solder pad.
- the semiconductor chip includes an active inner circuit; a die seal ring surrounding the active inner circuit; a first circuit structure fabricated at a corner of the semiconductor chip outside the die seal ring, wherein the first circuit structure has a first solder pad and is not electrically connected to the die seal; and a second circuit structure fabricated adjacent to the first circuit structure at the corner of the semiconductor chip and electrically connected to the first circuit structure, wherein the second circuit structure has a second solder pad.
- FIG. 1 is a schematic plan view showing an on-chip test circuit constructed at corners of an integrated circuit chip or die for assessing chip integrity in accordance with one preferred embodiment of this invention
- FIG. 2 is a schematic, cross-sectional view taken along line I-I of FIG. 1 ;
- FIG. 3 is a schematic, cross-sectional view showing the on-chip test circuit after packaging.
- FIG. 4 is a schematic, cross-sectional view showing an on-chip test circuit constructed at corners of an integrated circuit chip or die for assessing chip integrity in accordance with another preferred embodiment of this invention.
- the present invention is directed to an on-chip test circuit constructed at four vulnerable corners of an integrated circuit chip or die for assessing chip integrity.
- Interface delamination occurs between low-k dielectric layers during or after the wafer dicing. It has been observed that such interface delamination phenomenon is particularly severe at the four corners of a single die or chip, and the interface delamination even penetrates into the active circuit die area protected by a die seal ring or metallic arrester wall, even in combination with a crack-stopping trench slit disposed along the perimeter of each die.
- FIG. 1 is a schematic plan view showing an on-chip test circuit constructed at corners of an integrated circuit chip or die for assessing chip integrity in accordance with one preferred embodiment of this invention.
- FIG. 2 is a schematic, cross-sectional view taken along line I-I of FIG. 1 .
- integrated circuit chip or die 10 includes an active integrated circuit 12 surrounded by a die seal ring 14 .
- Such seal ring structure consists of a plurality of patterned metal layers, positioned on top of each other and mutually connected by via or contact plugs.
- the seal ring structure is common in the art and is utilized to protect the active integrated circuit 12 from being damaged by cracks originating from the wafer dicing process.
- the die seal ring 14 may be single seal barrier wall or dual-wall barriers formed in layers of similar or dissimilar dielectric materials.
- the seal ring structures are manufactured step by step as sequential depositions of insulators and metals in conjunction together with the fabrication of the integrated circuit elements.
- a heavily doped region (not shown) is diffused into the semiconductor material 100 such as a silicon substrate in a process needed otherwise for fabricating strongly doped surface regions in some circuit elements.
- This heavily doped region serves as an anchor for the seal ring structure to be built, and permits the application of specific electrical potentials to the seal ring structure, such as ground potential or Vss.
- the fabrication of the seal ring structure is known in the art, and details of this will be skipped over in the following text.
- the active integrated circuit 12 may comprise components such as, for example, transistors, diffusions, memory arrays and interconnections.
- the integrated circuit chip or die 10 includes four triangular test circuit areas 16 at the four corners thereof (i.e., A, B, C, D) that are outside the die seal ring 14 . As shown in FIG. 2 , within each test circuit area 16 , a test circuit 20 for assessing chip integrity is fabricated.
- the test circuit 20 is a vertically extending serpentine electric path that is made from different levels of metals (e.g. M 1 , M 2 and M 3 ) and contact/via plugs (e.g. C 1 , V 1 , V 2 and V 3 ).
- one end of the serpentine electric path of the test circuit 20 may be contact plug 22 that is in contact with the underlying silicon substrate 100 , and the other end of the serpentine electric path of the test circuit 20 is the solder pad or probe pad 28 .
- the interlayer dielectrics and overcoat of the chip are not shown in the drawings.
- each test circuit 20 formed within the test circuit areas 16 is electrically connected to the die seal ring 14 .
- Such connection may be either via the metal interconnection, for example, first layer metal (M 1 ), which is shown in FIG. 2 , or via the diffusion region formed in the silicon substrate 100 , which is not shown in the drawings.
- the interface delamination or cracking can be detected by probing two points of the four points A, B, C and D using a typical outer probing circuit. For example, by simultaneously probing the probe pad 28 of the test circuit thereof at point A and the probe pad 28 of the test circuit thereof at point B, which are electrically interconnected with each other via the die seal ring 14 , interface delamination can be readily detected. Once the interface delamination occurs, the electric loop consisting of the test circuits at point A and B, the die seal ring 14 , and the outer probing circuit, which was supposed to be a closed loop, is now open, and therefore no current is measured.
- the pads 28 at four corners of the chip 10 are soldered and bonded to a packaging substrate 200 by flip-chip packaging technology.
- the open test of any two points of the four points A, B, C and D of the chip 10 can be accomplished by probing two corresponding probing pads 228 provided on the packaging substrate 200 .
- FIG. 4 is a schematic, cross-sectional view showing an on-chip test circuit constructed at corners of an integrated circuit chip or die for assessing chip integrity in accordance with another preferred embodiment of this invention.
- integrated circuit chip or die 10 includes an active integrated circuit 12 surrounded by a die seal ring 14 , and four test circuit areas 16 at the four corners thereof that are outside the die seal ring 14 . Within each test circuit area 16 , two test circuits 20 a and 20 b for assessing chip integrity are fabricated.
- the test circuit 20 a is a vertically extending serpentine electric path that is made from different levels of metals and contact/via plugs.
- One end of the serpentine electric path of the test circuit 20 a is contact plug 22 a that is in contact with a diffusion region 120 implanted into the underlying silicon substrate 100 , and the other end of the serpentine electric path of the test circuit 20 a is the solder pad or probe pad 28 a.
- the test circuit 20 b is a vertically extending serpentine electric path that is analogous to the structure of the test circuit 20 a. Similarly, one end of the serpentine electric path of the test circuit 20 b is contact plug 22 b that is in contact with the diffusion region 120 , and the other end of the serpentine electric path of the test circuit 20 b is the solder pad or probe pad 28 b.
- the test circuit 20 a is electrically connected to the test circuit 20 b via the diffusion region 120 . In this embodiment, none of the test circuits 20 a and 20 b is electrically connected to the die seal ring 14 . It is understood that the two neighboring test circuits 20 a and 20 b may be interconnected with each other via a layer of metal, but not via the diffusion region 120 .
- the interface delamination or cracking can be detected by probing two pads 28 a and 28 b of respective test circuits 20 a and 20 b of the chip 10 (test one corner at a time) using a typical outer probing circuit. For example, by simultaneously probing the probe pads 28 a and 28 b, which are electrically interconnected with each other via the diffusion region 120 , interface delamination can be readily detected. Once the interface delamination occurs, the electric loop, which was supposed to be a closed loop, is now open, and therefore no current is measured.
Abstract
Description
- 1. Field of the Invention
- The present invention relates generally to the reliability test of semiconductor integrated circuit chips and, more particularly, to an on-chip test circuit constructed at corners of an integrated circuit chip or die for assessing chip integrity.
- 2. Description of the Prior Art
- Semiconductor manufacturers have been shrinking transistor size in integrated circuits (IC) to improve chip performance. This has resulted in increased speed and device density. For sub-micron technology, the RC delay becomes the dominant factor. To facilitate further improvements, semiconductor IC manufacturers have been forced to resort to new materials utilized to reduce the RC delay by either lowering the interconnect wire resistance, or by reducing the capacitance of the inter-layer dielectric (ILD). A significant improvement was achieved by replacing the aluminum (Al) interconnects with copper, which has ˜30% lower resistivity than that of Al. Further advances are facilitated by the change of the low-k dielectric materials.
- However, one shortcoming associated with the use of low-k dielectrics is that almost all low-k dielectric materials possess relatively lower mechanical strength than that of conventional silicon oxide dielectrics such as FSG or USG. The use of low-k dielectrics poses this industry another problem that the adhesion ability, either at the interface between two adjacent low-k dielectric layers or at the interface between a low-k dielectric layer and a dissimilar dielectric layer, is somewhat inadequate to meet the requirements in the subsequent wafer treatment processes such as wafer dicing, which is typically performed to mechanically cut a semiconductor wafer into a number of individual IC chips.
- Delamination or cracking that occurs during scribing, dicing or temperature cycling test is problematic and may cause circuit chip failures. One approach to monitoring of the interface delamination or chip cracking is so-called Scanning Acoustic Tomography (SAT) or Scanning Acoustic Microscopy (SAM) technique. The SAM technique, which can be implemented either after dicing (i.e., bare die check) or after chip packaging (i.e., packaged IC check), utilizes superimposed ultrasonic pulse and echo signals to detect the delamination or cracking defects formed in the integrated circuit chips or packages.
- However, the SAM technique has some drawbacks. During the bare die check after dicing, very small cracks are difficult to detect because of the detection limit of the SAM tools. Typically, the detection limit of the commercial SAM tools is about 1 micrometer. On the other hand, even the delamination defect is detectable it is often difficult to characterize the specific location of the defect for the packaged IC check. That is, the information whether the defect is in the interlayer of the IC chip or at the interface between the IC chip and packaging material is not available.
- Therefore, a need exists in this industry for a sensitive, but inexpensive approach to the detection of the delamination or cracking defects formed in the integrated circuit chips or packages.
- It is the primary object of the present invention to provide a semiconductor chip having thereon an on-chip test circuit for assessing chip integrity.
- According to the claimed invention, a semiconductor chip having test circuit for assessing chip integrity is provided. The semiconductor chip includes an active inner circuit; a die seal ring surrounding the active inner circuit; a first circuit structure fabricated at a first corner of the semiconductor chip outside the die seal ring and electrically connected to the die seal, wherein the first circuit structure has a first solder pad; and a second circuit structure fabricated at a second corner of the semiconductor chip outside the die seal ring and electrically connected to the die seal, wherein the second circuit structure has a second solder pad.
- From one aspect of this invention, the semiconductor chip includes an active inner circuit; a die seal ring surrounding the active inner circuit; a first circuit structure fabricated at a corner of the semiconductor chip outside the die seal ring, wherein the first circuit structure has a first solder pad and is not electrically connected to the die seal; and a second circuit structure fabricated adjacent to the first circuit structure at the corner of the semiconductor chip and electrically connected to the first circuit structure, wherein the second circuit structure has a second solder pad.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings:
-
FIG. 1 is a schematic plan view showing an on-chip test circuit constructed at corners of an integrated circuit chip or die for assessing chip integrity in accordance with one preferred embodiment of this invention; -
FIG. 2 is a schematic, cross-sectional view taken along line I-I ofFIG. 1 ; -
FIG. 3 is a schematic, cross-sectional view showing the on-chip test circuit after packaging; and -
FIG. 4 is a schematic, cross-sectional view showing an on-chip test circuit constructed at corners of an integrated circuit chip or die for assessing chip integrity in accordance with another preferred embodiment of this invention. - The present invention is directed to an on-chip test circuit constructed at four vulnerable corners of an integrated circuit chip or die for assessing chip integrity. Interface delamination occurs between low-k dielectric layers during or after the wafer dicing. It has been observed that such interface delamination phenomenon is particularly severe at the four corners of a single die or chip, and the interface delamination even penetrates into the active circuit die area protected by a die seal ring or metallic arrester wall, even in combination with a crack-stopping trench slit disposed along the perimeter of each die.
- It is believed that the severe interface delamination at the four corners of a single die results from mechanical stress created by the cutting blade during the wafer dicing process. During wafer dicing, either in the form of grinding-cutting or scribing, the aforesaid mechanical stress concentrates on the four corners of an active circuit die area, causing short-term or long-term reliability problems.
- Please refer to
FIG. 1 andFIG. 2 .FIG. 1 is a schematic plan view showing an on-chip test circuit constructed at corners of an integrated circuit chip or die for assessing chip integrity in accordance with one preferred embodiment of this invention.FIG. 2 is a schematic, cross-sectional view taken along line I-I ofFIG. 1 . As shown inFIG. 1 andFIG. 2 , integrated circuit chip or die 10 includes an active integratedcircuit 12 surrounded by adie seal ring 14. Such seal ring structure consists of a plurality of patterned metal layers, positioned on top of each other and mutually connected by via or contact plugs. The seal ring structure is common in the art and is utilized to protect the active integratedcircuit 12 from being damaged by cracks originating from the wafer dicing process. The dieseal ring 14 may be single seal barrier wall or dual-wall barriers formed in layers of similar or dissimilar dielectric materials. - The seal ring structures are manufactured step by step as sequential depositions of insulators and metals in conjunction together with the fabrication of the integrated circuit elements. Typically, a heavily doped region (not shown) is diffused into the
semiconductor material 100 such as a silicon substrate in a process needed otherwise for fabricating strongly doped surface regions in some circuit elements. This heavily doped region serves as an anchor for the seal ring structure to be built, and permits the application of specific electrical potentials to the seal ring structure, such as ground potential or Vss. The fabrication of the seal ring structure is known in the art, and details of this will be skipped over in the following text. - The active
integrated circuit 12 may comprise components such as, for example, transistors, diffusions, memory arrays and interconnections. The integrated circuit chip or die 10 includes four triangulartest circuit areas 16 at the four corners thereof (i.e., A, B, C, D) that are outside thedie seal ring 14. As shown inFIG. 2 , within eachtest circuit area 16, atest circuit 20 for assessing chip integrity is fabricated. Thetest circuit 20 is a vertically extending serpentine electric path that is made from different levels of metals (e.g. M1, M2 and M3) and contact/via plugs (e.g. C1, V1, V2 and V3). It is noted that one end of the serpentine electric path of thetest circuit 20 may becontact plug 22 that is in contact with the underlyingsilicon substrate 100, and the other end of the serpentine electric path of thetest circuit 20 is the solder pad orprobe pad 28. The interlayer dielectrics and overcoat of the chip are not shown in the drawings. - According to one preferred embodiment, it is one kernel feature of this invention that each
test circuit 20 formed within thetest circuit areas 16 is electrically connected to thedie seal ring 14. Such connection may be either via the metal interconnection, for example, first layer metal (M1), which is shown inFIG. 2 , or via the diffusion region formed in thesilicon substrate 100, which is not shown in the drawings. - The interface delamination or cracking can be detected by probing two points of the four points A, B, C and D using a typical outer probing circuit. For example, by simultaneously probing the
probe pad 28 of the test circuit thereof at point A and theprobe pad 28 of the test circuit thereof at point B, which are electrically interconnected with each other via thedie seal ring 14, interface delamination can be readily detected. Once the interface delamination occurs, the electric loop consisting of the test circuits at point A and B, thedie seal ring 14, and the outer probing circuit, which was supposed to be a closed loop, is now open, and therefore no current is measured. - Referring to
FIG. 3 , in another case, thepads 28 at four corners of thechip 10 are soldered and bonded to apackaging substrate 200 by flip-chip packaging technology. After packaging, the open test of any two points of the four points A, B, C and D of thechip 10 can be accomplished by probing two corresponding probing pads 228 provided on thepackaging substrate 200. - Please refer to
FIG. 4 .FIG. 4 is a schematic, cross-sectional view showing an on-chip test circuit constructed at corners of an integrated circuit chip or die for assessing chip integrity in accordance with another preferred embodiment of this invention. As shown inFIG. 4 , likewise, integrated circuit chip or die 10 includes an activeintegrated circuit 12 surrounded by adie seal ring 14, and fourtest circuit areas 16 at the four corners thereof that are outside thedie seal ring 14. Within eachtest circuit area 16, twotest circuits - The
test circuit 20 a is a vertically extending serpentine electric path that is made from different levels of metals and contact/via plugs. One end of the serpentine electric path of thetest circuit 20 a iscontact plug 22 a that is in contact with adiffusion region 120 implanted into theunderlying silicon substrate 100, and the other end of the serpentine electric path of thetest circuit 20 a is the solder pad orprobe pad 28 a. - The
test circuit 20 b is a vertically extending serpentine electric path that is analogous to the structure of thetest circuit 20 a. Similarly, one end of the serpentine electric path of thetest circuit 20 b iscontact plug 22 b that is in contact with thediffusion region 120, and the other end of the serpentine electric path of thetest circuit 20 b is the solder pad orprobe pad 28 b. Thetest circuit 20 a is electrically connected to thetest circuit 20 b via thediffusion region 120. In this embodiment, none of thetest circuits die seal ring 14. It is understood that the two neighboringtest circuits diffusion region 120. - The interface delamination or cracking can be detected by probing two
pads respective test circuits probe pads diffusion region 120, interface delamination can be readily detected. Once the interface delamination occurs, the electric loop, which was supposed to be a closed loop, is now open, and therefore no current is measured. - Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/161,304 US7256475B2 (en) | 2005-07-29 | 2005-07-29 | On-chip test circuit for assessing chip integrity |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/161,304 US7256475B2 (en) | 2005-07-29 | 2005-07-29 | On-chip test circuit for assessing chip integrity |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070023915A1 true US20070023915A1 (en) | 2007-02-01 |
US7256475B2 US7256475B2 (en) | 2007-08-14 |
Family
ID=37693429
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/161,304 Active 2025-09-07 US7256475B2 (en) | 2005-07-29 | 2005-07-29 | On-chip test circuit for assessing chip integrity |
Country Status (1)
Country | Link |
---|---|
US (1) | US7256475B2 (en) |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090006014A1 (en) * | 2007-06-27 | 2009-01-01 | International Business Machines Corporation | Non-Destructive Electrical Characterization Macro and Methodology for In-Line Interconnect Spacing Monitoring |
US20090174426A1 (en) * | 2006-07-07 | 2009-07-09 | Chiaki Matoba | Semiconductor Device with Fault Detection Function |
US20090201043A1 (en) * | 2008-02-13 | 2009-08-13 | Erdem Kaltalioglu | Crack Sensors for Semiconductor Devices |
ITMI20092332A1 (en) * | 2009-12-30 | 2011-06-30 | St Microelectronics Srl | METHOD TO CHECK THE CORRECT POSITION OF TEST PROBES ON TERMINATIONS OF ELECTRONIC DEVICES INTEGRATED ON SEMICONDUCTOR AND ITS ELECTRONIC DEVICE. |
US20120032693A1 (en) * | 2010-08-03 | 2012-02-09 | Cisco Technology, Inc. | Crack detection in a semiconductor die and package |
CN102738123A (en) * | 2011-04-13 | 2012-10-17 | 台湾积体电路制造股份有限公司 | Integrated circuit with test circuit |
CN102820285A (en) * | 2011-06-10 | 2012-12-12 | 瑞萨电子株式会社 | Semiconductor device and manufacturing method thereof |
CN102881678A (en) * | 2011-07-11 | 2013-01-16 | 台湾积体电路制造股份有限公司 | Mechanisms for marking the orientation of a sawed die |
US20130193997A1 (en) * | 2008-12-31 | 2013-08-01 | Semiconductor Manufacturing International (Shanghai) Corporation | System and method for test structure on a wafer |
US9171777B2 (en) * | 2012-12-19 | 2015-10-27 | Infineon Technologies Ag | Semiconductor device and method for manufacturing a semiconductor device |
US20160113701A1 (en) * | 2011-09-17 | 2016-04-28 | M.O.E. Medical Devices Llc | Plasma-assisted skin treatment |
US9728474B1 (en) * | 2016-09-28 | 2017-08-08 | Globalfoundries Singapore Pte. Ltd. | Semiconductor chips with seal rings and electronic test structures, semiconductor wafers including the semiconductor chips, and methods for fabricating the same |
KR20170122141A (en) * | 2016-04-26 | 2017-11-03 | 인피니언 테크놀로지스 아게 | Semiconductor devices and a method of detecting a crack |
US20180315673A1 (en) * | 2017-04-27 | 2018-11-01 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the same |
US20190139841A1 (en) * | 2017-11-06 | 2019-05-09 | Globalfoundries Inc. | Semiconductor test structure and method for forming the same |
US10381403B1 (en) * | 2018-06-21 | 2019-08-13 | Globalfoundries Singapore Pte. Ltd. | MRAM device with improved seal ring and method for producing the same |
CN113948477A (en) * | 2021-12-20 | 2022-01-18 | 晶芯成(北京)科技有限公司 | Protection device and protection method for semiconductor device |
US11454669B2 (en) | 2018-11-13 | 2022-09-27 | Stmicroelectronics International N.V. | Circuit for detecting damage to a peripheral edge on an integrated circuit die |
WO2023000488A1 (en) * | 2021-07-19 | 2023-01-26 | 长鑫存储技术有限公司 | Semiconductor wafer and test method therefor |
US20230280298A1 (en) * | 2022-03-02 | 2023-09-07 | United Microelectronics Corp. | Chip crack detection structure |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7791070B2 (en) * | 2005-11-02 | 2010-09-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device fault detection system and method |
US9601443B2 (en) * | 2007-02-13 | 2017-03-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Test structure for seal ring quality monitor |
US20080277659A1 (en) * | 2007-05-10 | 2008-11-13 | Shih-Hsun Hsu | Test structure for semiconductor chip |
US8237160B2 (en) * | 2007-05-10 | 2012-08-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Probe pad on a corner stress relief region in a semiconductor chip |
US8217394B2 (en) | 2007-05-10 | 2012-07-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Probe pad on a corner stress relief region in a semiconductor chip |
US8048761B2 (en) * | 2009-02-17 | 2011-11-01 | Globalfoundries Singapore Pte. Ltd. | Fabricating method for crack stop structure enhancement of integrated circuit seal ring |
US9057760B2 (en) | 2011-01-20 | 2015-06-16 | International Business Machines Corporation | Circuit for detecting structural defects in an integrated circuit chip, methods of use and manufacture and design structures |
FR2973935A1 (en) * | 2011-04-11 | 2012-10-12 | St Microelectronics Rousset | METHOD FOR EVALUATING A SEMICONDUCTOR WAFER CUTTING PROCESS |
US9041205B2 (en) * | 2013-06-28 | 2015-05-26 | Intel Corporation | Reliable microstrip routing for electronics components |
US9646897B2 (en) | 2013-10-28 | 2017-05-09 | Nxp Usa, Inc. | Die crack detector with integrated one-time programmable element |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6365958B1 (en) * | 1998-02-06 | 2002-04-02 | Texas Instruments Incorporated | Sacrificial structures for arresting insulator cracks in semiconductor devices |
US20030218254A1 (en) * | 2001-09-11 | 2003-11-27 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20050184362A1 (en) * | 2004-01-26 | 2005-08-25 | Harumitsu Fujita | Semiconductor substrate |
-
2005
- 2005-07-29 US US11/161,304 patent/US7256475B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6365958B1 (en) * | 1998-02-06 | 2002-04-02 | Texas Instruments Incorporated | Sacrificial structures for arresting insulator cracks in semiconductor devices |
US20030218254A1 (en) * | 2001-09-11 | 2003-11-27 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20050184362A1 (en) * | 2004-01-26 | 2005-08-25 | Harumitsu Fujita | Semiconductor substrate |
Cited By (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090174426A1 (en) * | 2006-07-07 | 2009-07-09 | Chiaki Matoba | Semiconductor Device with Fault Detection Function |
US8497695B2 (en) * | 2006-07-07 | 2013-07-30 | Sharp Kabushiki Kaisha | Semiconductor device with fault detection function |
US20090006014A1 (en) * | 2007-06-27 | 2009-01-01 | International Business Machines Corporation | Non-Destructive Electrical Characterization Macro and Methodology for In-Line Interconnect Spacing Monitoring |
US20090201043A1 (en) * | 2008-02-13 | 2009-08-13 | Erdem Kaltalioglu | Crack Sensors for Semiconductor Devices |
US8890560B2 (en) * | 2008-02-13 | 2014-11-18 | Infineon Technologies Ag | Crack sensors for semiconductor devices |
US20120049884A1 (en) * | 2008-02-13 | 2012-03-01 | Infineon Technologies Ag | Crack Sensors for Semiconductor Devices |
US8159254B2 (en) * | 2008-02-13 | 2012-04-17 | Infineon Technolgies Ag | Crack sensors for semiconductor devices |
US9472476B2 (en) * | 2008-12-31 | 2016-10-18 | Semiconductor Manufacturing International (Shanghai) Corporation | System and method for test structure on a wafer |
US20130193997A1 (en) * | 2008-12-31 | 2013-08-01 | Semiconductor Manufacturing International (Shanghai) Corporation | System and method for test structure on a wafer |
US20110156732A1 (en) * | 2009-12-30 | 2011-06-30 | Stmicroelectronics S.R.I | Process for controlling the correct positioning of test probes on terminations of electronic devices integrated on a semiconductor and corresponding electronic device |
US9823300B2 (en) | 2009-12-30 | 2017-11-21 | Stmicroelectronics S.R.L. | Process for controlling the correct positioning of test probes on terminations of electronic devices integrated on a semiconductor and corresponding electronic device |
ITMI20092332A1 (en) * | 2009-12-30 | 2011-06-30 | St Microelectronics Srl | METHOD TO CHECK THE CORRECT POSITION OF TEST PROBES ON TERMINATIONS OF ELECTRONIC DEVICES INTEGRATED ON SEMICONDUCTOR AND ITS ELECTRONIC DEVICE. |
US9146273B2 (en) | 2009-12-30 | 2015-09-29 | Stmicroelectronics S.R.L. | Process for controlling the correct positioning of test probes on terminations of electronic devices integrated on a semiconductor and corresponding electronic device |
US20120032693A1 (en) * | 2010-08-03 | 2012-02-09 | Cisco Technology, Inc. | Crack detection in a semiconductor die and package |
US9646954B2 (en) | 2011-04-13 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit with test circuit |
CN102738123A (en) * | 2011-04-13 | 2012-10-17 | 台湾积体电路制造股份有限公司 | Integrated circuit with test circuit |
US20120313094A1 (en) * | 2011-06-10 | 2012-12-13 | Renesas Electronics Corporation | Semiconductor device and manufacturing method thereof |
CN102820285A (en) * | 2011-06-10 | 2012-12-12 | 瑞萨电子株式会社 | Semiconductor device and manufacturing method thereof |
US8710630B2 (en) * | 2011-07-11 | 2014-04-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for marking the orientation of a sawed die |
US20130015561A1 (en) * | 2011-07-11 | 2013-01-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for marking the orientation of a sawed die |
CN102881678A (en) * | 2011-07-11 | 2013-01-16 | 台湾积体电路制造股份有限公司 | Mechanisms for marking the orientation of a sawed die |
US20160113701A1 (en) * | 2011-09-17 | 2016-04-28 | M.O.E. Medical Devices Llc | Plasma-assisted skin treatment |
US9171777B2 (en) * | 2012-12-19 | 2015-10-27 | Infineon Technologies Ag | Semiconductor device and method for manufacturing a semiconductor device |
US9570433B2 (en) | 2012-12-19 | 2017-02-14 | Infineon Technologies Ag | Semiconductor device and method for manufacturing a semiconductor device |
KR20170122141A (en) * | 2016-04-26 | 2017-11-03 | 인피니언 테크놀로지스 아게 | Semiconductor devices and a method of detecting a crack |
US10147657B2 (en) | 2016-04-26 | 2018-12-04 | Infineon Technologies Ag | Semiconductor devices and a method of detecting a crack |
US9728474B1 (en) * | 2016-09-28 | 2017-08-08 | Globalfoundries Singapore Pte. Ltd. | Semiconductor chips with seal rings and electronic test structures, semiconductor wafers including the semiconductor chips, and methods for fabricating the same |
US20180315673A1 (en) * | 2017-04-27 | 2018-11-01 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the same |
CN109755221A (en) * | 2017-11-06 | 2019-05-14 | 格芯公司 | Semi-conductor test structure and forming method thereof |
US20190139841A1 (en) * | 2017-11-06 | 2019-05-09 | Globalfoundries Inc. | Semiconductor test structure and method for forming the same |
US10699973B2 (en) * | 2017-11-06 | 2020-06-30 | GLOBALFOUNDERS Inc. | Semiconductor test structure and method for forming the same |
TWI709183B (en) * | 2017-11-06 | 2020-11-01 | 美商格芯(美國)集成電路科技有限公司 | Semiconductor test structure and method for forming the same |
US10381403B1 (en) * | 2018-06-21 | 2019-08-13 | Globalfoundries Singapore Pte. Ltd. | MRAM device with improved seal ring and method for producing the same |
US11454669B2 (en) | 2018-11-13 | 2022-09-27 | Stmicroelectronics International N.V. | Circuit for detecting damage to a peripheral edge on an integrated circuit die |
WO2023000488A1 (en) * | 2021-07-19 | 2023-01-26 | 长鑫存储技术有限公司 | Semiconductor wafer and test method therefor |
CN113948477A (en) * | 2021-12-20 | 2022-01-18 | 晶芯成(北京)科技有限公司 | Protection device and protection method for semiconductor device |
US20230280298A1 (en) * | 2022-03-02 | 2023-09-07 | United Microelectronics Corp. | Chip crack detection structure |
US11774392B1 (en) * | 2022-03-02 | 2023-10-03 | United Microelectronics Corp. | Chip crack detection structure |
Also Published As
Publication number | Publication date |
---|---|
US7256475B2 (en) | 2007-08-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7256475B2 (en) | On-chip test circuit for assessing chip integrity | |
JP4038170B2 (en) | IC chip and apparatus having a barrier structure | |
US7692274B2 (en) | Reinforced semiconductor structures | |
US7382038B2 (en) | Semiconductor wafer and method for making the same | |
US7649268B2 (en) | Semiconductor wafer | |
TWI466236B (en) | Crack stop structure and method for forming the same | |
US8323990B2 (en) | Reliability test structure for multilevel interconnect | |
US7812457B2 (en) | Semiconductor device and semiconductor wafer and a method for manufacturing the same | |
US11854913B2 (en) | Method for detecting defects in semiconductor device | |
US20060278957A1 (en) | Fabrication of semiconductor integrated circuit chips | |
US7795615B2 (en) | Capacitor integrated in a structure surrounding a die | |
US20090102059A1 (en) | Semiconductor device | |
US8217394B2 (en) | Probe pad on a corner stress relief region in a semiconductor chip | |
US9728474B1 (en) | Semiconductor chips with seal rings and electronic test structures, semiconductor wafers including the semiconductor chips, and methods for fabricating the same | |
US10283424B1 (en) | Wafer structure and packaging method | |
US20090176124A1 (en) | Bonding pad structure and semiconductor device including the bonding pad structure | |
US6579734B2 (en) | Wire bonding method | |
US7268440B2 (en) | Fabrication of semiconductor integrated circuit chips | |
US7411228B2 (en) | Integrated circuit chip and manufacturing process thereof | |
JP4759229B2 (en) | Semiconductor device | |
CN100468721C (en) | Test circuit built-in semiconductor chip | |
US10937858B2 (en) | Method for manufacturing semiconductor and structure thereof | |
JP2013143514A (en) | Semiconductor device and method of manufacturing the same | |
CN113823576B (en) | Semiconductor test structure and forming method thereof | |
WO2021187187A1 (en) | Semiconductor device, method for manufacturing semiconductor device, and electronic apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JAO, JUI-MENG;KUO, CHIEN-LI;REEL/FRAME:016325/0006 Effective date: 20050726 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |