US20060199339A1 - Method and structure in the manufacture of mask read only memory - Google Patents
Method and structure in the manufacture of mask read only memory Download PDFInfo
- Publication number
- US20060199339A1 US20060199339A1 US11/382,270 US38227006A US2006199339A1 US 20060199339 A1 US20060199339 A1 US 20060199339A1 US 38227006 A US38227006 A US 38227006A US 2006199339 A1 US2006199339 A1 US 2006199339A1
- Authority
- US
- United States
- Prior art keywords
- layer
- mask rom
- dielectric layer
- dielectric
- glue
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
- H10B20/27—ROM only
- H10B20/30—ROM only having the source region and the drain region on the same level, e.g. lateral transistors
- H10B20/38—Doping programmed, e.g. mask ROM
- H10B20/383—Channel doping programmed
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
Definitions
- This invention relates to a method and structure in the manufacture of semiconductor memory devices, and more particularly to method and structure of manufacture of mask ROM memory devices.
- a memory device is widely used in the information industry, and is particularly used in microprocessors and computers.
- the information product needs the properties that are necessarily small in size and a reduced weight.
- the program and operation performed the software has become complicated in the recent years so that the properties are necessarily manufacturing a memory with a higher memory capacity and faster access speed. Therefore, a mask ROM with higher memory capacity, higher integrity and faster access speed is currently a common memory structure.
- FIG. 1A to FIG. 1D is the method and structure of manufacture in conventional mask ROM memory devices 100 .
- a semiconductor substrate 101 firstly, such as P type silicon substrate, wherein the semiconductor substrate 101 comprises a plurality of buried N+ bit lines 103 therein.
- a gate oxide layer 105 and a plurality of polysilicon word lines 107 are respectively formed on the semiconductor substrate 101 .
- an inter layer dielectric 109 the material could be Borophosphosilicate Glass (BPSG), is formed on the polysilicon word lines 107 .
- BPSG Borophosphosilicate Glass
- forming a photoresist layer 113 on the glue layer 111 and performing a photolithography and etching process to the photoresist layer 113 in order to form a first opening 112 therein.
- the photoresist layer 113 having a first opening 112 is formed on the surface of the glue layer 111 .
- the second opening 115 are formed on the surface of the inter layer dielectric (ILD) 109 and within the glue layer 111 .
- ILD inter layer dielectric
- etching the glue layer 111 will have a phenomenon of over etching within the inter layer dielectric 109 , which could not precisely control the thickness of the inter layer dielectric 109 after each etching. Moreover, the etching process will also produce a profile with bevels in the inter layer dielectric 109 .
- the phenomenon of over etching and the profile with bevels in the inter layer dielectric 109 will influence the implanted profile and implanted depth of the code areas 119 in the semiconductor substrate 101 when ion implanting in the mask ROM device 100 .
- the threshold voltage of the mask ROM device 100 is decided by the implanted ion concentration so that the profile with bevels and the phenomenon of over etching will cause the implanted ion distribute non-uniformly. Therefore, it causes the electricity unstably in the mask ROM device 100 ; moreover, the yield will also be influenced.
- the second opening 115 is accessible to oxidize so as to form an oxide layer on the surface while waiting for an order-form. (Because the bottom of the second opening 115 is an inter layer dielectric 109 ) Therefore, after receiving the order-form from users, it has to perform an etching or cleaning process to the second opening 115 so as to remove the oxide layer, which is formed already. Then, performing the ion implantation following that, so the manufacturing time and manufacturing cost will be improved.
- the second opening 115 produced therein has a negative bias with a critical dimension.
- the post exposure process of the photoresist layer 113 has to be preformed when doing the photolithography process.
- the patterned photoresist layer and the non-patterned photoresist layer are exited simultaneously on the photoresist layer 113 (the patterned photoresist layer with respects to the implant region, the non-patterned photoresist layer with respects to the non-implant region). Therefore, the process window of the photoresist layer, which is above the non-implant region will be influenced and reduced, even vanished during the post exposure process. This situation will make the device 10 inaccurate with electricity.
- the conventional mask ROM device has problems with inaccuracy and unstability in the electricity because etching the glue layer and post exposing to the photoresist layer.
- a method of manufacture of mask ROM memory devices is required to overcome the problems of the process in the prior art.
- the steps of planarizing the first metal layer and forming the code areas in the mask ROM device wait until receiving the order-form from a user so that the second dielectric is not oxidized while waiting on an order-form. Hence, the manufacturing time and manufacturing cost will be reduced.
- a method and structure of manufacture of mask ROM device comprises a first dielectric layer thereon, a plurality of buried bit lines and a plurality of code areas, wherein each of the plurality of code areas are placed between two of plurality of the buried bit lines therein.
- a second dielectric layer having a plurality of contact plugs is formed on the semiconductor structure.
- the first glue layer is placed on the side-wall and bottom of the contact plug.
- the contact plug filled with the first metal layer.
- a second glue layer, a second metal layer and a pad layer with an opening pattern are sequentially formed on the second dielectric layer and contact plug.
- FIG. 1A to 1 D shows a schematically cross-sectional views of the various steps of a conventional method and structure in the manufacture of a mask ROM process
- FIG. 2A to 2 H shows a schematically cross-sectional view of the various steps of the present invention that a method and structure in the manufacture of a mask ROM according to a preferred embodiment of the present invention
- FIG. 2I is a top view of a mask ROM device, schematically illustrating a layout according to a preferred embodiment of the present invention.
- FIG. 2A to FIG. 2H shows the process flow in accordance with a preferred embodiment of this invention for producing a mask ROM device 200 .
- a semiconductor structure is provided firstly.
- the semiconductor structure comprises a silicon substrate 201 , such as a P type silicon substrate, a gate oxide layer 205 is on the silicon substrate 201 , a polysilicon word lines 207 is on the gate oxide layer 205 , a first dielectric layer 209 is on the polysilicon word lines 207 and a second dielectric layer 211 with a thickness about 3000-10000 ⁇ (angstroms), which is preferably about 5000 ⁇ , on the first dielectric layer 209 .
- the second dielectric layer 211 is utilized as insulation between the semiconductor device structures, and the material could be Borophosphosilicate Glass (BPSG).
- the silicon substrate 201 comprises a plurality of buried bit lines 203 therein, wherein the polysilicon word lines 207 orthogonally oriented with respect to the buried bit lines 203 .
- the polysilicon word lines 207 extending transversely from left to right across the mask ROM device 200 .
- a photoresist layer (not shown in the figure) having open pattern formed on a surface of the second dielectric layer 211 .
- RTA rapid thermal annealing
- a first metal layer 217 is deposited on the surface of the first glue layer 215 , for instance blanket tungsten that filled the first opening 213 and covered the surface of the first glue layer 215 .
- planarizing the first metal layer 217 for instance utilizing a method of chemical mechanical polishing or dry etching with conditions that have a higher ratio to tungsten and use the first glue layer 215 as an etch end point. Therefore, the surface of the first glue layer 215 and first opening 213 , which is filled with the first metal layer 217 , both are exposed.
- a contact plug 216 is formed within the second dielectric layer 211 , as shown in FIG. 2E .
- a patterned photoresist layer 219 is formed both on the surface of the second dielectric layer 211 and contact plug 216 . Etching the photoresist layer 219 in order to form the second opening 211 within the photoresist layer 219 and expose a portion of the second dielectric layer 211 . In accordance with the position of the plurality of the buried bit lines 203 , the second opening 211 is placed between two of the plurality of buried bit lines 203 and far away from the contact plug 216 . After that, utilizing the photoresist layer 219 having the second opening 221 used as a mask to perform a ion implantation process 223 in the mask ROM device 200 .
- the boron ions are implanted into the silicon substrate 201 through the second opening 221 within the photoresist layer 219 in order to form a plurality of code areas 224 in the silicon substrate 201 , and between the two of the plurality of buried bit lines 203 .
- the range of the implanted energy is about 200-1000 keV, preferably is about 300 keV.
- the processes for encoding the ROM device with a desired code are performed at the mask ROM device 200 .
- Users who order the ROM device 200 usually determine the program code, thus the program code may be different from each other.
- the following steps of planarizaiton for the first metal layer 217 and formation of the code areas 224 in the mask ROM device 200 can wait for an order-form from the users. Therefore, it can avoid the second dielectric layer 211 from becoming oxidized and form an oxide layer thereon while waiting for an order-form from the users.
- the semiconductor structure does not need to clean or remove the oxide layer, therefore the manufacturing time and manufacturing cost of the mask ROM device 200 are greatly reduced.
- one of the characteristic of the present invention is blanket etching back to the first glue layer 215 , and then performing the step of defining the ROM code to the mask ROM device 200 .
- the phenomenon of over etching will not happen in the second dielectric layer 211 , that is to say; the profile with the bevels in the second dielectric layer 211 would not be occurred. Consequently, after performing the ion implantation process 223 in the mask ROM device 200 , the code areas 224 in the silicon substrate 201 without the profile with bevels therein. For that reason, the boron ions can distribute uniformly in the code areas 224 , which can improve the stability of the mask ROM device 200 , and enhance the yield.
- another characteristic of the present invention directly defines the size of the second opening 221 on the photoresist layer 219 so that the critical dimension of second opening 221 is directly decided by the ability of development with a stepper. It means that the photoresist layer 219 would not be post exposed in order to broaden the code areas 224 because of the critical dimension bias of the second opening 221 which is negative. Accordingly, the photoresist layer, which is above the non-code areas will not be reduced, even vanished. Hence, it can maintain the accuracy of the mask ROM device 200 , and have a good yield.
- a second glue layer 225 such as liner titanium/titanium nitride, with a thickness of about 100-500 microns, preferably is about 350 microns is formed on the second dielectric layer 211 and contact plug 216 .
- the formation of the second glue layer 225 for instance utilizing sputtering, chemical vapor deposition or physical vapor deposition, that deposits a titanium layer on a surface of the second dielectric layer 211 and contact plug 216 .
- the titanium layer is nitrogenized by nitrogen gas or ammonium gas at a high temperature environment so as to convert the titanium layer into the titanium nitride layer on the surface of the second dielectric layer 211 and the contact plug 216 .
- a second metal layer 227 such as aluminum
- a pad layer 229 such as silicon dioxide layer
- the third opening 231 is formed within the pad layer 229 by using photolithography process, wherein the third opening 231 is used as an electric connection with outside when packaging the mask ROM device 200 .
- FIG.2I shows a layout of mask ROM device 200 including the plurality of buried bit lines 203 in the semiconductor substrate, polysilicon word lines 207 orthogonally oriented with respect to the buried bit lines 203 and overlying the buried bit lines 203 .
- the second metal layer 227 overlies on the buried bit lines 203
- the second metal layer 227 overlies on the polysilicon word lines 207 .
- a mask ROM code areas 224 with rectangle shape are placed between two buried bit lines 203 .
Landscapes
- Semiconductor Memories (AREA)
Abstract
A method and structure of manufacture of mask ROM device is provided. Firstly, a semiconductor structure is provided that comprises a first dielectric layer, a plurality of buried bit lines and a plurality of code areas, wherein each of the code areas is placed between two buried bit lines. Next, a second dielectric layer having a plurality of contact plugs is formed on the semiconductor structure, wherein the contact plug comprises a second dielectric layer and a first glue layer, furthermore; the first glue layer is placed on the side-wall and bottom of the contact plugs. In addition, the contact plugs filled with the first metal layer. Then, a second glue layer, a second metal layer and a pad layer having an opening pattern are respectively formed on the second dielectric layer and contact plug. Thus, the processes of the present invention can improve the stability and accuracy in the electricity of the mask ROM device.
Description
- This application is a divisional of, claims priority to, and incorporates by reference U.S. patent application Ser. No. 10/807,795 filed Mar. 23, 2004 and entitled “Method and Structure in the Manufacture of Mask Read Only Memory.”
- 1. Field of the Invention
- This invention relates to a method and structure in the manufacture of semiconductor memory devices, and more particularly to method and structure of manufacture of mask ROM memory devices.
- 2. Description of the Prior Art
- A memory device is widely used in the information industry, and is particularly used in microprocessors and computers. In order to achieve a faster speed of information exchange with a tremendous quantity, the information product needs the properties that are necessarily small in size and a reduced weight. Besides, the program and operation performed the software has become complicated in the recent years so that the properties are necessarily manufacturing a memory with a higher memory capacity and faster access speed. Therefore, a mask ROM with higher memory capacity, higher integrity and faster access speed is currently a common memory structure.
- However, when the dimension of the mask ROM device goes below 0.35 microns or smaller, a gap between 0 to 1 has become smaller in the electricity because of the device margin and narrower line width. Hence, the demanded process window is also getting smaller. When the process with the bigger dimension of the device is completely imitated to a smaller dimension, it could not get a preferred yield due to different properties and different structure with Inter-Layer Dielectric (ILD) between two products.
-
FIG. 1A toFIG. 1D is the method and structure of manufacture in conventional maskROM memory devices 100. Referring toFIG. 1A , providing asemiconductor substrate 101 firstly, such as P type silicon substrate, wherein thesemiconductor substrate 101 comprises a plurality of buriedN+ bit lines 103 therein. Next, agate oxide layer 105 and a plurality ofpolysilicon word lines 107 are respectively formed on thesemiconductor substrate 101. Then, an inter layer dielectric 109, the material could be Borophosphosilicate Glass (BPSG), is formed on thepolysilicon word lines 107. After that, forming aglue layer 111 on the inter layer dielectric 109. - Following that, referring to
FIG.1B , forming aphotoresist layer 113 on theglue layer 111, and performing a photolithography and etching process to thephotoresist layer 113 in order to form afirst opening 112 therein. Thephotoresist layer 113 having afirst opening 112 is formed on the surface of theglue layer 111. - Subsequently, referring to
FIG. 1C , utilizing thephotoresist layer 113 having afirst opening 112 as a photomask and then performing a dry etching process in theglue layer 111. Therefore, thesecond opening 115 are formed on the surface of the inter layer dielectric (ILD) 109 and within theglue layer 111. Next, removing thephotoresist layer 113. Then, performing a step ofion implantation 117 in themask ROM device 100 so as to form thecode areas 119 within thesemiconductor substrate 101. - Continue referring to
FIG. 1C , as a result it has to etch theglue layer 111 before forming thecode areas 119 in themask ROM device 100, though the inter layer dielectric 109 which is an oxide layer below theglue layer 111. Hence, etching theglue layer 111 will have a phenomenon of over etching within the inter layer dielectric 109, which could not precisely control the thickness of the inter layer dielectric 109 after each etching. Moreover, the etching process will also produce a profile with bevels in the inter layer dielectric 109. For that reason; the phenomenon of over etching and the profile with bevels in the inter layer dielectric 109 will influence the implanted profile and implanted depth of thecode areas 119 in thesemiconductor substrate 101 when ion implanting in themask ROM device 100. Also, the threshold voltage of themask ROM device 100 is decided by the implanted ion concentration so that the profile with bevels and the phenomenon of over etching will cause the implanted ion distribute non-uniformly. Therefore, it causes the electricity unstably in themask ROM device 100; moreover, the yield will also be influenced. - In addition, due to the fact that the etching process to the
mask ROM device 100 is performed first, and then the implantation of ROM code, which decides the order-form from the users. However, thesecond opening 115 is accessible to oxidize so as to form an oxide layer on the surface while waiting for an order-form. (Because the bottom of thesecond opening 115 is an inter layer dielectric 109) Therefore, after receiving the order-form from users, it has to perform an etching or cleaning process to thesecond opening 115 so as to remove the oxide layer, which is formed already. Then, performing the ion implantation following that, so the manufacturing time and manufacturing cost will be improved. - Still, after accomplishing the etching process to the
glue layer 111, thesecond opening 115 produced therein has a negative bias with a critical dimension. Thus, in order to maintain the critical dimensional after the etch inspection as the same as the photomasks critical dimensional after etching the glue layer 111 (it means to broaden the code areas 119), the post exposure process of thephotoresist layer 113 has to be preformed when doing the photolithography process. However, the patterned photoresist layer and the non-patterned photoresist layer are exited simultaneously on the photoresist layer 113 (the patterned photoresist layer with respects to the implant region, the non-patterned photoresist layer with respects to the non-implant region). Therefore, the process window of the photoresist layer, which is above the non-implant region will be influenced and reduced, even vanished during the post exposure process. This situation will make the device 10 inaccurate with electricity. - Finally, referring to
FIG. 1D , utilizing a sputtering method to form a blanket layer ofmetal 121, which uses as an electric connection with thepolysilicon word lines 107, on themask ROM device 100 and down to thecode areas 119. - As mentioned above the process of the conventional mask ROM, the conventional mask ROM device has problems with inaccuracy and unstability in the electricity because etching the glue layer and post exposing to the photoresist layer. Hence, a method of manufacture of mask ROM memory devices is required to overcome the problems of the process in the prior art.
- It is an objective of the present invention to provide a method and structure in the manufacture of a mask ROM(read only memory) device that utilizes a step of blanket etching back to the first glue layer so that the phenomenon of over etching is not produced in the second dielectric layer. It means that the profile of the implanted depth will not be influenced by over etching. Hence, the stability of the device will be enhanced and have a good yield.
- It is another objective of the present invention to provide a method and structure in the manufacture of a mask ROM device that directly defines the critical dimension of the second opening on the photoresist layer that the post exposing process is not necessary to perform. Therefore, the accuracy of the device is improved.
- It is a further objective of the present invention to provide a method and structure in the manufacture of a mask ROM device that deposits a first metal layer on a first glue layer. However, the steps of planarizing the first metal layer and forming the code areas in the mask ROM device wait until receiving the order-form from a user so that the second dielectric is not oxidized while waiting on an order-form. Hence, the manufacturing time and manufacturing cost will be reduced.
- According to a preferred embodiment of the present invention, a method and structure of manufacture of mask ROM device is provided. Firstly, a semiconductor structure comprises a first dielectric layer thereon, a plurality of buried bit lines and a plurality of code areas, wherein each of the plurality of code areas are placed between two of plurality of the buried bit lines therein. Next, a second dielectric layer having a plurality of contact plugs is formed on the semiconductor structure. Furthermore; the first glue layer is placed on the side-wall and bottom of the contact plug. In addition, the contact plug filled with the first metal layer. Then, a second glue layer, a second metal layer and a pad layer with an opening pattern are sequentially formed on the second dielectric layer and contact plug.
- The objectives and features of the present inventions as well as advantages thereof will become apparent from the following detailed description, considered in conjunction with the accompanying drawings. It is to be understood, however, that the drawings, which are not to scale, are designed for the purpose of illustration and not as a definition of the limits of the invention, for which reference should be made to the appended claims.
- The present invention can be the best understood through the following description and accompanying drawings, wherein:
-
FIG. 1A to 1D shows a schematically cross-sectional views of the various steps of a conventional method and structure in the manufacture of a mask ROM process; -
FIG. 2A to 2H shows a schematically cross-sectional view of the various steps of the present invention that a method and structure in the manufacture of a mask ROM according to a preferred embodiment of the present invention; and -
FIG. 2I is a top view of a mask ROM device, schematically illustrating a layout according to a preferred embodiment of the present invention. -
FIG. 2A toFIG. 2H shows the process flow in accordance with a preferred embodiment of this invention for producing amask ROM device 200. Referring toFIG. 2A , a semiconductor structure is provided firstly. The semiconductor structure comprises asilicon substrate 201, such as a P type silicon substrate, agate oxide layer 205 is on thesilicon substrate 201, a polysilicon word lines 207 is on thegate oxide layer 205, a firstdielectric layer 209 is on the polysilicon word lines 207 and asecond dielectric layer 211 with a thickness about 3000-10000 Å(angstroms), which is preferably about 5000 Å, on thefirst dielectric layer 209. Thesecond dielectric layer 211 is utilized as insulation between the semiconductor device structures, and the material could be Borophosphosilicate Glass (BPSG). Besides, thesilicon substrate 201 comprises a plurality of buriedbit lines 203 therein, wherein the polysilicon word lines 207 orthogonally oriented with respect to the buried bit lines 203. The polysilicon word lines 207 extending transversely from left to right across themask ROM device 200. - Following that, referring to
FIG. 2B , a photoresist layer (not shown in the figure) having open pattern formed on a surface of thesecond dielectric layer 211. Performing a photolithography and etching process to the photoresist layer in order to form thefirst opening 213 in thesecond dielectric layer 211, and exposing a portion of the surface of thefirst dielectric layer 209. Then, forming an interim blanket titanium layer on thesecond dielectric layer 211, a side-wall and bottom of thefirst opening 213. Next, performing a rapid thermal annealing (RTA) process to convert the interim titanium layer to thefirst glue layer 215, for instance titanium/titanium nitride that utilizes to improve the adhesion with other metal layers, as shown inFIG. 2C . - Subsequently, as shown in
FIG. 2D , afirst metal layer 217 is deposited on the surface of thefirst glue layer 215, for instance blanket tungsten that filled thefirst opening 213 and covered the surface of thefirst glue layer 215. Next, planarizing thefirst metal layer 217, for instance utilizing a method of chemical mechanical polishing or dry etching with conditions that have a higher ratio to tungsten and use thefirst glue layer 215 as an etch end point. Therefore, the surface of thefirst glue layer 215 andfirst opening 213, which is filled with thefirst metal layer 217, both are exposed. Then, a contact plug 216 is formed within thesecond dielectric layer 211, as shown inFIG. 2E . - Thereupon, referring to
FIG. 2F , after planarizing thefirst metal layer 217, utilizing a method of chemical mechanical polishing or dry etching, for instance plasma etching or reactive ion etching to perform a blanket etching back to thefirst glue layer 215, which is outside the contact plug 216. Hence, the surface of thesecond dielectric layer 211 is exposed. As a result, the blanket etching back process is executed to thefirst glue layer 215, thefirst glue layer 215 and a portion of thesecond dielectric layer 211 below thefirst glue layer 215 will both be removed. Therefore, the phenomenon of the over etching in thesecond dielectric layer 211 can be avoided when thefirst glue layer 215 is removed by dry etching. - Next, referring to
FIG. 2G , a patternedphotoresist layer 219 is formed both on the surface of thesecond dielectric layer 211 and contact plug 216. Etching thephotoresist layer 219 in order to form thesecond opening 211 within thephotoresist layer 219 and expose a portion of thesecond dielectric layer 211. In accordance with the position of the plurality of the buriedbit lines 203, thesecond opening 211 is placed between two of the plurality of buriedbit lines 203 and far away from the contact plug 216. After that, utilizing thephotoresist layer 219 having thesecond opening 221 used as a mask to perform aion implantation process 223 in themask ROM device 200. The boron ions are implanted into thesilicon substrate 201 through thesecond opening 221 within thephotoresist layer 219 in order to form a plurality ofcode areas 224 in thesilicon substrate 201, and between the two of the plurality of buried bit lines 203. The range of the implanted energy is about 200-1000 keV, preferably is about 300 keV. - It is noted that the processes for encoding the ROM device with a desired code, such as an execution program code, are performed at the
mask ROM device 200. Users who order theROM device 200, usually determine the program code, thus the program code may be different from each other. The following steps of planarizaiton for thefirst metal layer 217 and formation of thecode areas 224 in themask ROM device 200 can wait for an order-form from the users. Therefore, it can avoid thesecond dielectric layer 211 from becoming oxidized and form an oxide layer thereon while waiting for an order-form from the users. Furthermore, the semiconductor structure does not need to clean or remove the oxide layer, therefore the manufacturing time and manufacturing cost of themask ROM device 200 are greatly reduced. - Due to the fact that one of the characteristic of the present invention is blanket etching back to the
first glue layer 215, and then performing the step of defining the ROM code to themask ROM device 200. Thus, the phenomenon of over etching will not happen in thesecond dielectric layer 211, that is to say; the profile with the bevels in thesecond dielectric layer 211 would not be occurred. Consequently, after performing theion implantation process 223 in themask ROM device 200, thecode areas 224 in thesilicon substrate 201 without the profile with bevels therein. For that reason, the boron ions can distribute uniformly in thecode areas 224, which can improve the stability of themask ROM device 200, and enhance the yield. - Still, another characteristic of the present invention directly defines the size of the
second opening 221 on thephotoresist layer 219 so that the critical dimension ofsecond opening 221 is directly decided by the ability of development with a stepper. It means that thephotoresist layer 219 would not be post exposed in order to broaden thecode areas 224 because of the critical dimension bias of thesecond opening 221 which is negative. Accordingly, the photoresist layer, which is above the non-code areas will not be reduced, even vanished. Hence, it can maintain the accuracy of themask ROM device 200, and have a good yield. - As soon as the
ion implantation 223 is performed in themask ROM device 200, referring toFIG.2H , thephotoresist layer 219 is removed. Then, asecond glue layer 225, such as liner titanium/titanium nitride, with a thickness of about 100-500 microns, preferably is about 350 microns is formed on thesecond dielectric layer 211 and contact plug 216. The formation of thesecond glue layer 225, for instance utilizing sputtering, chemical vapor deposition or physical vapor deposition, that deposits a titanium layer on a surface of thesecond dielectric layer 211 and contact plug 216. Next, the titanium layer is nitrogenized by nitrogen gas or ammonium gas at a high temperature environment so as to convert the titanium layer into the titanium nitride layer on the surface of thesecond dielectric layer 211 and the contact plug 216. Following that, asecond metal layer 227, such as aluminum, is formed on the surface of thesecond glue layer 225 that uses as transmission and connection in electricity within themask ROM device 200. After that, apad layer 229, such as silicon dioxide layer, is formed on thesecond metal layer 227 by chemical vapor deposition. Then, thethird opening 231 is formed within thepad layer 229 by using photolithography process, wherein thethird opening 231 is used as an electric connection with outside when packaging themask ROM device 200. Finally, the present invention of the process for the mask ROM device is successively accomplished. -
FIG.2I shows a layout ofmask ROM device 200 including the plurality of buriedbit lines 203 in the semiconductor substrate, polysilicon word lines 207 orthogonally oriented with respect to the buriedbit lines 203 and overlying the buried bit lines 203. Thesecond metal layer 227 overlies on the buriedbit lines 203, and the second metal layer 227overlies on the polysilicon word lines 207. A maskROM code areas 224 with rectangle shape are placed between two buried bit lines 203. - The preferred embodiments are only used to illustrate the present invention, not intended to limit the scope thereof. Many modifications of the preferred embodiments can be made without departing from the spirit of the present invention.
Claims (7)
1. A structure of mask read only memory, comprising:
a semiconductor structure having a first dielectric layer thereon, a plurality of buried bit lines and a plurality of code areas within said semiconductor structure, wherein each of said plurality of code areas is placed between two of plurality of said buried bit lines;
a second dielectric layer having a contact plug being placed on said semiconductor structure, wherein said contact plug comprises a first metal layer therein and a first glue layer thereon;
a second glue layer being on said second dielectric layer and said contact plug;
a second metal layer being on said second glue layer; and
a pad layer being on said second metal layer.
2. The structure of mask read only memory according to claim 1 , wherein said first dielectric layer is above said plurality of buried bit lines.
3. The structure of mask read only memory according to claim 1 , wherein said first metal layer is filled in said contact plug.
4. The structure of mask read only memory according to claim 1 , wherein the material of said first metal layer is tungsten.
5. The structure of mask read only memory according to claim 1 , wherein the material of said second dielectric layer is Borophosphosilicate Glass (BPSG).
6. The structure of mask read only memory according to claim 1 , wherein the material of said first glue layer is titanium/titanium nitride (Ti/TiN).
7. The structure of mask read only memory according to claim 1 , wherein said second glue layer comprises linear titanium/titanium nitride (Ti/TiN).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/382,270 US20060199339A1 (en) | 2004-03-23 | 2006-05-09 | Method and structure in the manufacture of mask read only memory |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/807,795 US7244653B2 (en) | 2004-03-23 | 2004-03-23 | Method and structure in the manufacture of mask read only memory |
US11/382,270 US20060199339A1 (en) | 2004-03-23 | 2006-05-09 | Method and structure in the manufacture of mask read only memory |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/807,795 Division US7244653B2 (en) | 2004-03-23 | 2004-03-23 | Method and structure in the manufacture of mask read only memory |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060199339A1 true US20060199339A1 (en) | 2006-09-07 |
Family
ID=35059723
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/807,795 Active 2024-12-07 US7244653B2 (en) | 2004-03-23 | 2004-03-23 | Method and structure in the manufacture of mask read only memory |
US11/382,270 Abandoned US20060199339A1 (en) | 2004-03-23 | 2006-05-09 | Method and structure in the manufacture of mask read only memory |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/807,795 Active 2024-12-07 US7244653B2 (en) | 2004-03-23 | 2004-03-23 | Method and structure in the manufacture of mask read only memory |
Country Status (1)
Country | Link |
---|---|
US (2) | US7244653B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1770772B1 (en) * | 2005-09-30 | 2012-07-18 | STMicroelectronics Srl | Process for manufacturing a non-volatile memory device |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5723822A (en) * | 1995-03-24 | 1998-03-03 | Integrated Device Technology, Inc. | Structure for fabricating a bonding pad having improved adhesion to an underlying structure |
US6146950A (en) * | 1999-05-26 | 2000-11-14 | United Microelectronics Corp. | Method of manufacturing multiple metallic layered embedded ROM |
US6383910B2 (en) * | 2000-07-28 | 2002-05-07 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing a semiconductor device, and a semiconductor device manufactured thereby |
-
2004
- 2004-03-23 US US10/807,795 patent/US7244653B2/en active Active
-
2006
- 2006-05-09 US US11/382,270 patent/US20060199339A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5723822A (en) * | 1995-03-24 | 1998-03-03 | Integrated Device Technology, Inc. | Structure for fabricating a bonding pad having improved adhesion to an underlying structure |
US6146950A (en) * | 1999-05-26 | 2000-11-14 | United Microelectronics Corp. | Method of manufacturing multiple metallic layered embedded ROM |
US6383910B2 (en) * | 2000-07-28 | 2002-05-07 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing a semiconductor device, and a semiconductor device manufactured thereby |
Also Published As
Publication number | Publication date |
---|---|
US20050224892A1 (en) | 2005-10-13 |
US7244653B2 (en) | 2007-07-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7785980B2 (en) | Method of manufacturing semiconductor device using alignment mark and mark hole | |
US7183205B2 (en) | Method of pitch dimension shrinkage | |
US6200903B1 (en) | Method of manufacturing semiconductor devices | |
US20080124862A1 (en) | Semiconductor device and manufacturing method thereof | |
KR100395293B1 (en) | Method of forming multilayer wiring | |
US7935625B2 (en) | Method of forming a metal line of a semiconductor memory device | |
JP3415551B2 (en) | Method for manufacturing semiconductor device | |
KR100885786B1 (en) | Method of fabricating bit line of semiconductor memory device | |
JP2000068472A (en) | Semiconductor device and manufacture thereof | |
US7109091B2 (en) | Method for processing a substrate to form a structure | |
US20050280035A1 (en) | Semiconductor device and method for fabricating the same | |
US20060292775A1 (en) | Method of manufacturing DRAM capable of avoiding bit line leakage | |
US20060199339A1 (en) | Method and structure in the manufacture of mask read only memory | |
US6709986B2 (en) | Method for manufacturing semiconductor memory device by using photoresist pattern exposed with ArF laser beam | |
JPH09172067A (en) | Semiconductor device and its manufacture | |
KR100597594B1 (en) | Method for forming contact plug in semiconductor device | |
US20100330802A1 (en) | Manufacturing method of semiconductor device | |
KR100548570B1 (en) | method for forming metal line of semiconductor device | |
US20010009792A1 (en) | Reduced gate length transistor structures and methods for fabricating the same | |
US20060228652A1 (en) | Method of fabricating flash memory device | |
CN108122753B (en) | Method for forming semiconductor device | |
US6825088B2 (en) | E-RAM with cobalt silicide layer over source/drain of memory cell part and over source/drain and gate wiring of logic part | |
US20030235941A1 (en) | Method of fabricating mask ROM | |
US20030045091A1 (en) | Method of forming a contact for a semiconductor device | |
US20050158972A1 (en) | Method for manufacturing bit line contact structure of semiconductor memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |