US20060145724A1 - Relatively low standby power - Google Patents
Relatively low standby power Download PDFInfo
- Publication number
- US20060145724A1 US20060145724A1 US11/026,530 US2653004A US2006145724A1 US 20060145724 A1 US20060145724 A1 US 20060145724A1 US 2653004 A US2653004 A US 2653004A US 2006145724 A1 US2006145724 A1 US 2006145724A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- coupled
- receive
- inverter
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0005—Modifications of input or output impedance
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
- H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
Definitions
- Embodiments of the invention relate to integrated circuitry. More particularly, embodiments of the invention relate to mechanisms and techniques for selectively placing circuit components in a relatively low power state.
- thin gate-oxide transistors may cause relatively large source-to-drain currents that may be undesirably large during standby power modes.
- FIG. 1 is a block diagram of one embodiment of a wireless device.
- FIG. 2 is a circuit level diagram of a first embodiment of combinational logic and a memory element that may maintain a value when the combinational logic is placed in a low power state.
- FIG. 3 is a circuit level diagram of a second embodiment of combinational logic and a memory element that may maintain a value when the combinational logic is placed in a low power state.
- FIG. 4 is a circuit level diagram of a third embodiment of combinational logic and memory elements that may maintain a value when the combinational logic is placed in a low power state.
- FIG. 5 is a circuit level diagram of a fourth embodiment of combinational logic and a memory element that may maintain a value when the combinational logic is placed in a low power state.
- circuits and techniques to, during a lower power state, power down combinational logic and to maintain power to storage elements associated with the combinational logic.
- leakage current may be reduced and state, or other, values to be used for subsequent operations may be maintained in the storage elements.
- FIG. 1 is a block diagram of one embodiment of a wireless device.
- a wireless device is only one example of a device in which the relatively low power techniques described herein may be used. Any mobile device, or device in which power conservation is desirable, may utilize the mechanisms and techniques described herein.
- Wireless device 100 may be any type of wireless device that allows a user to communicate with a remote device using wireless protocols.
- wireless device 100 can be a cellular telephone, a cellular-enabled personal digital assistant, a cellular-enabled automobile, etc.
- wireless device 100 may include processor 140 that provides processing functionality to support operation of the wireless device.
- Processor 140 may be coupled with input/output (I/O) interface(s) 150 that allow a user of wireless device 100 to provide and receive information.
- I/O interface(s) 150 may be coupled with a keypad and/or a display device.
- Processor 140 may also be coupled with memory 160 , which can include dynamic, static, flash and/or any other type of memory.
- Memory 160 can provide storage for instructions executed by processor 140 as well as data.
- processor 140 may be coupled with digital signal processor (DSP) circuitry 130 .
- DSP circuitry 130 can be any type of DSP circuitry known in the art.
- DSP circuitry 130 may be coupled with speaker 170 and microphone 180 that may be used in transmitting of voice communications.
- DSP circuitry 130 may be coupled with radio frequency (R/F) circuitry 110 that may be used in receiving and transmitting radio frequency signals using antenna 120 , which can be any type of antenna known in the art, for example, one or more omnidirectional antenna(e).
- R/F radio frequency
- one or more components e.g., processor 140 , DSP circuitry 130 ) of wireless device 100 may be placed in a low-power state during a period of inactivity.
- certain values may be maintained for use when the component is restored to normal operating conditions. These values may be maintained using the mechanisms and techniques described herein.
- FIG. 2 is a circuit level diagram of a first embodiment of combinational logic and a memory element that may maintain a value when the combinational logic is placed in a low power state.
- Combinational logic 200 is intended to represent any type and/or amount of combinational logic that may be included in an integrated circuit.
- the output signal from combinational logic 200 represents a value to be stored when the component within which combinational logic 200 resides is placed in a low power state.
- a clock signal (labeled “ELCLK” for element clock) may be provided to memory element 210 by logic gate 220 that receives as input signals a clock signal and a standby signal.
- logic gate 220 may be a NAND gate, in which case the output signal generated by logic gate 220 may be an inverted version of the clock input signal when the standby signal is not asserted.
- the clock signal provided to memory element 210 is inverted by inverter 225 to provide a signal (labeled “ELCLK#” for inverted element clock) that may track the original clock signal.
- ELCLK and ELCLK# provide signal to control transistors of memory element 210 to maintain a value in memory element 210 when combinational logic 200 is placed in a low power state.
- combinational logic 200 may generate the input signal to memory element 210 .
- the input signal may be applied to the gates of transistors 234 and 236 .
- transistor 234 maybe a p-type transistor and transistor 236 may be an n-type transistor.
- transistor 234 may be coupled with transistor 232 that may have a gate coupled to receive the ELCLK signal from logic gate 220 .
- transistor 236 may be coupled with transistor 238 that may have a gate coupled to receive the ELCLK# signal from inverter 225 .
- transistor 232 may be a p-type transistor and transistor 238 may be an n-type transistor.
- Transistors 232 , 234 , 236 and 238 may be referred to as transistor stack 230 . Inclusion of transistors 232 and 238 having gates coupled to receive ELCLK and ELCLK# may operate to prevent a direct electrical path between power and ground when the input signal changes states.
- the output signal from transistor stack 230 may be an inverted version of the input signal. In one embodiment, this signal may be applied as an input signal to inverter 250 , the output of which (labeled “output signal”) corresponds to the input signal and may be used by other circuitry (not shown in FIG. 2 ) in the same manner that the input signal to memory element 210 may be used. As described in greater detail below, memory element 210 may operate to maintain the input signal during a time in which combinational logic 200 is powered down and not maintaining the input signal.
- the output signal from inverter 240 may be applied to the gates of transistors 262 and 268 .
- transistor 262 may be a p-type transistor and transistor 268 may be an n-type transistor.
- transistor 262 may be coupled with transistor 264 that may have a gate coupled to receive the ELCLK# signal from inverter 225 .
- transistor 268 may be coupled with transistor 266 that may have a gate coupled to receive the ELCLK signal from logic gate 220 .
- transistor 264 may be a p-type transistor and transistor 266 may be an n-type transistor.
- Transistors 262 , 264 , 266 and 268 may be referred to as transistor stack 260 .
- Inverter 240 and transistor stack 260 together may operate to maintain the input signal to memory element 210 .
- combinational logic 200 is powered and operating the value maintained by inverter 240 and transistor stack 260 tracks the input signal.
- combinational logic 200 is not powered and operating a value corresponding to the last input signal provided to memory element 210 is maintained by inverter 240 and transistor stack 260 .
- combinational logic 200 represents a relatively large block of circuitry, placing combinational logic 200 in a low power state, for example, by disabling a clock signal and/or power source while providing power to memory element 210 may provide significant power savings for an integrated circuit that includes combinational logic 200 and memory element 210 .
- combinational logic 200 may be a portion of processing circuitry that may generate a value that should be maintained during a low power event. Because memory element 210 does not include thick gate transistors or use of reverse body bias current, memory element 210 may be easier to manufacture than other memory elements.
- FIG. 3 is a circuit level diagram of a second embodiment of combinational logic and a memory element that may maintain a value when the combinational logic is placed in a low power state.
- memory element 300 may receive an input signal from combinational logic 200 , which may be any type of combinational logic as described above.
- memory element 300 may include three transistor stacks, three inverters and a pass-gate, the operation of which is described in greater detail below.
- the ELCLK and ELCLK# signals are provided as described above with respect to FIG. 2 .
- combinational logic 200 may generate the input signal to memory element 300 .
- the input signal may be applied to the gates of transistors 324 and 326 .
- transistor 324 may be a p-type transistor and transistor 326 may be an n-type transistor.
- transistor 324 may be coupled with transistor 322 that may have a gate coupled to receive the ELCLK signal from logic gate 220 .
- transistor 326 may be coupled with transistor 328 that may have a gate coupled to receive the ELCLK# signal from inverter 225 .
- transistor 322 may be a p-type transistor and transistor 328 may be an n-type transistor.
- Transistors 322 , 324 , 326 and 328 may be referred to as transistor stack 320 .
- Inclusion of transistors 232 and 238 having gates coupled to receive ELCLK and ELCLK# may operate to prevent a direct electrical path between power and ground when the input signal changes states.
- the output signal from transistor stack 320 may be an inverted version of the input signal. In one embodiment, this output signal from transistor stack 320 may be applied as an input signal to inverter 330 , the output of which may be provided to transistor stack 340 and to pass gate 350 .
- the input of inverter 330 may also be coupled to receive an output signal from transistor stack 340 .
- transistor 342 may be a p-type transistor and transistor 348 may be an n-type transistor.
- transistor 342 may be coupled with transistor 344 that may have a gate coupled to receive the ELCLK signal.
- transistor 348 may be coupled with transistor 346 that may have a gate coupled to receive the ELCLK# signal.
- transistor 344 may be a p-type transistor and transistor 346 may be an n-type transistor.
- Transistors 342 , 344 , 346 and 348 may be referred to as transistor stack 340 .
- Inverter 330 and transistor stack 340 together may operate to maintain the input signal to memory element 300 .
- combinational logic 200 is powered and operating the value maintained by inverter 330 and transistor stack 340 tracks the input signal.
- combinational logic 200 is not powered and operating a value corresponding to the last input signal provided to memory element 300 is maintained by inverter 330 and transistor stack 340 .
- the output of inverter 330 may be provided to pass gate 350 .
- Pass gate 350 may operate to pass the value stored by inverter 330 and transistor stack 340 to inverter 360 and transistor stack 380 .
- the gate of transistor 356 may be coupled to receive the ELCLK signal and the gate of transistor 358 may be coupled to receive the ELCLK# signal.
- this output signal from pass gate 350 may be applied as an input signal to inverter 360 , the output of which may be provided to transistor stack 380 .
- the input of inverter 360 may also be coupled to receive an output signal from transistor stack 380 .
- transistor 382 may be a p-type transistor and transistor 388 may be an n-type transistor.
- transistor 382 may be coupled with transistor 384 that may have a gate coupled to receive the ELCLK# signal.
- transistor 388 may be coupled with transistor 386 that may have a gate coupled to receive the ELCLK signal.
- transistor 384 may be a p-type transistor and transistor 386 may be an n-type transistor.
- Transistors 382 , 384 , 386 and 388 may be referred to as transistor stack 380 .
- Inverter 360 and transistor stack 380 together may operate to maintain the signal output by inverter 330 . If combinational logic 200 represents a relatively large block of circuitry, placing combinational logic 200 in a low power state, for example, by disabling a clock signal and/or power source while providing power to memory element 300 may provide significant power savings for an integrated circuit that includes combinational logic 200 and memory element 300 .
- combinational logic 200 may be a portion of processing circuitry that may generate a value that should be maintained during a low power event. Because memory element 300 does not include thick gate transistors or use of reverse body bias current, memory element 300 may be easier to manufacture than other memory elements.
- FIG. 4 is a circuit level diagram of a third embodiment of combinational logic and memory elements that may maintain a value when the combinational logic is placed in a low power state.
- memory element 400 may receive an input signal from combinational logic 200 , which may be any type of combinational logic as described above.
- memory element 400 may include two transistor stacks, an inverters and a pass-gate, the operation of which is described in greater detail below.
- the ELCLK and ELCLK# signals are provided as described above with respect to FIG. 2 .
- combinational logic 200 may generate the input signal to memory element 400 .
- the input signal may be applied to the gates of transistors 434 and 436 .
- transistor 434 may be a p-type transistor and transistor 436 may be an n-type transistor.
- transistor 434 may be coupled with transistor 432 that may have a gate coupled to receive the ELCLK signal from logic gate 220 .
- transistor 436 may be coupled with transistor 438 that may have a gate coupled to receive the ELCLK# signal from inverter 225 .
- transistor 432 may be a p-type transistor and transistor 438 may be an n-type transistor.
- Transistors 432 , 434 , 436 and 438 may be referred to as transistor stack 430 . Inclusion of transistors 432 and 438 having gates coupled to receive ELCLK and ELCLK# may operate to prevent a direct electrical path between power and ground when the input signal changes states.
- the output signal from transistor stack 430 may be an inverted version of the input signal. In one embodiment, this output signal from transistor stack 430 may be applied as an input signal to inverter 440 , the output of which may be provided to transistor stack 450 and to pass gate 460 .
- the input of inverter 440 may also be coupled to receive an output signal from transistor stack 440 .
- transistor 452 may be a p-type transistor and transistor 458 may be an n-type transistor.
- transistor 452 may be coupled with transistor 454 that may have a gate coupled to receive the ELCLK signal.
- transistor 458 may be coupled with transistor 456 that may have a gate coupled to receive the ELCLK# signal.
- transistor 454 may be a p-type transistor and transistor 456 may be an n-type transistor.
- Transistors 452 , 454 , 456 and 458 may be referred to as transistor stack 450 .
- Inverter 440 and transistor stack 450 together may operate to maintain the input signal to memory element 400 .
- combinational logic 200 is powered and operating the value maintained by inverter 440 and transistor stack 450 tracks the input signal.
- combinational logic 200 is not powered and operating a value corresponding to the last input signal provided to memory element 400 is maintained by inverter 440 and transistor stack 450 .
- the output of inverter 440 may be provided to pass gate 460 .
- Pass gate 460 which may include transistors 466 and 468 , may operate to pass the value stored by inverter 440 and transistor stack 450 to inverter 470 and transistor stack 480 .
- the gate of transistor 466 may be coupled to receive the ELCLK signal and the gate of transistor 468 may be coupled to receive the ELCLK# signal.
- this output signal from pass gate 460 may be applied as an input signal to inverter 470 , the output of which may be provided to transistor stack 480 .
- transistor 482 may be a p-type transistor and transistor 488 may be an n-type transistor.
- transistor 482 may be coupled with transistor 484 that may have a gate coupled to receive the ELCLK# signal.
- transistor 488 may be coupled with transistor 486 that may have a gate coupled to receive the ELCLK signal.
- transistor 484 may be a p-type transistor and transistor 486 may be an n-type transistor.
- Transistors 482 , 484 , 486 and 488 may be referred to as transistor stack 480 .
- Inverter 470 and transistor stack 480 together may operate to maintain the signal output by inverter 460 .
- inverter 470 and transistor stack 480 together provide memory element 465 , which may be powered down when combinational logic 200 is powered down.
- memory element 400 may maintain the stored value when combinational logic 200 and memory element 465 are powered down.
- FIG. 5 is a circuit level diagram of a fourth embodiment of combinational logic and a memory element that may maintain a value when the combinational logic is placed in a low power state.
- memory element 500 may receive an input signal from combinational logic 200 , which may be any type of combinational logic as described above.
- the ELCLK and ELCLK# signals are provided as described above with respect to FIG. 2 .
- combinational logic 200 may generate the input signal to memory element 500 .
- the input signal may be applied to the gates of transistors 534 and 536 .
- transistor 534 may be a p-type transistor and transistor 536 may be an n-type transistor.
- transistor 534 may be coupled with transistor 532 that may have a gate coupled to receive the ELCLK signal from logic gate 220 .
- transistor 536 may be coupled with transistor 538 that may have a gate coupled to receive the ELCLK# signal from inverter 225 .
- transistor 532 may be a p-type transistor and transistor 538 may be an n-type transistor.
- Transistors 532 , 534 , 536 and 538 may be referred to as transistor stack 530 . Inclusion of transistors 532 and 538 having gates coupled to receive ELCLK and ELCLK# may operate to prevent a direct electrical path between power and ground when the input signal changes states.
- the output signal from transistor stack 530 may be an inverted version of the input signal. In one embodiment, this output signal from transistor stack 530 may be applied as an input signal to inverter 540 , the output of which may be provided to transistor stack 550 and to memory element 565 .
- the input of inverter 540 may also be coupled to receive an output signal from transistor stack 550 .
- transistor 552 may be a p-type transistor and transistor 558 may be an n-type transistor.
- transistor 552 may be coupled with transistor 554 that may have a gate coupled to receive the ELCLK signal.
- transistor 558 may be coupled with transistor 556 that may have a gate coupled to receive the ELCLK# signal.
- transistor 554 may be a p-type transistor and transistor 556 may be an n-type transistor.
- Transistors 552 , 554 , 556 and 558 may be referred to as transistor stack 550 .
- Inverter 540 and transistor stack 550 together may operate to maintain the input signal to memory element 500 .
- combinational logic 200 is powered and operating the value maintained by inverter 540 and transistor stack 550 tracks the input signal.
- combinational logic 200 is not powered and operating a value corresponding to the last input signal provided to memory element 500 is maintained by inverter 540 and transistor stack 550 .
- the output of inverter 540 may be provided to memory element 565 .
- Memory element 565 which may include transistor stacks 560 and 580 as well as inverters 570 and 590 , may operate to store the value output by inverter 540 .
- the gates of transistors 564 and 566 may be coupled to receive the output signal from inverter 540 .
- transistor 564 may be a p-type transistor and transistor 566 may be an n-type transistor.
- the gate of transistor 562 may be coupled to receive the ELCLK signal and the gate of transistor 568 may be coupled to receive the ELCLK# signal.
- the output signal from transistor stack 560 may be applied as an input signal to inverter 570 , the output of which may be provided to transistor stack 580 .
- the input of inverter 570 may also be coupled to receive an output signal from transistor stack 580 .
- transistor 582 may be a p-type transistor and transistor 588 may be an n-type transistor.
- transistor 582 may be coupled with transistor 584 that may have a gate coupled to receive the ELCLK# signal.
- transistor 588 may be coupled with transistor 586 that may have a gate coupled to receive the ELCLK signal.
- transistor 584 may be a p-type transistor and transistor 586 may be an n-type transistor.
- Inverter 570 and transistor stack 580 together may operate to maintain the signal output by memory element 500 .
- inverter 570 and transistor stack 580 together provide memory element 565 , which may be powered down when combinational logic 200 is powered down.
- memory element 500 may maintain the stored value when combinational logic 200 and memory element 565 are powered down.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Logic Circuits (AREA)
Abstract
Description
- Embodiments of the invention relate to integrated circuitry. More particularly, embodiments of the invention relate to mechanisms and techniques for selectively placing circuit components in a relatively low power state.
- As more functionality is embedded into devices that are used in various consumer products, the trend towards portable products suggests an emphasis on conservation of power. As more devices are needed for memory and logic functions, process scaling poses problems that may result in relatively high leakage currents and therefore high standby power consumption.
- Many devices require high performance during normal operating modes and may be implemented with thin gate-oxide transistors to achieve the desired performance levels. However, thin gate-oxide transistors may cause relatively large source-to-drain currents that may be undesirably large during standby power modes.
- Many devices require that the state of the memory elements be retained during standby modes. This allows the device to resume operation once the device is returned to normal operating mode.
- Embodiments of the invention are illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings in which like reference numerals refer to similar elements.
-
FIG. 1 is a block diagram of one embodiment of a wireless device. -
FIG. 2 is a circuit level diagram of a first embodiment of combinational logic and a memory element that may maintain a value when the combinational logic is placed in a low power state. -
FIG. 3 is a circuit level diagram of a second embodiment of combinational logic and a memory element that may maintain a value when the combinational logic is placed in a low power state. -
FIG. 4 is a circuit level diagram of a third embodiment of combinational logic and memory elements that may maintain a value when the combinational logic is placed in a low power state. -
FIG. 5 is a circuit level diagram of a fourth embodiment of combinational logic and a memory element that may maintain a value when the combinational logic is placed in a low power state. - In the following description, numerous specific details are set forth. However, embodiments of the invention may be practiced without these specific details. In other instances, well-known circuits, structures and techniques have not been shown in detail in order not to obscure the understanding of this description.
- Described herein are circuits and techniques to, during a lower power state, power down combinational logic and to maintain power to storage elements associated with the combinational logic. By powering down the combinational logic gates, leakage current may be reduced and state, or other, values to be used for subsequent operations may be maintained in the storage elements.
-
FIG. 1 is a block diagram of one embodiment of a wireless device. A wireless device is only one example of a device in which the relatively low power techniques described herein may be used. Any mobile device, or device in which power conservation is desirable, may utilize the mechanisms and techniques described herein.Wireless device 100 may be any type of wireless device that allows a user to communicate with a remote device using wireless protocols. For example,wireless device 100 can be a cellular telephone, a cellular-enabled personal digital assistant, a cellular-enabled automobile, etc. - In one embodiment,
wireless device 100 may includeprocessor 140 that provides processing functionality to support operation of the wireless device.Processor 140 may be coupled with input/output (I/O) interface(s) 150 that allow a user ofwireless device 100 to provide and receive information. For example, I/O interface(s) 150 may be coupled with a keypad and/or a display device.Processor 140 may also be coupled withmemory 160, which can include dynamic, static, flash and/or any other type of memory.Memory 160 can provide storage for instructions executed byprocessor 140 as well as data. - In one embodiment,
processor 140 may be coupled with digital signal processor (DSP)circuitry 130.DSP circuitry 130 can be any type of DSP circuitry known in the art.DSP circuitry 130 may be coupled withspeaker 170 andmicrophone 180 that may be used in transmitting of voice communications.DSP circuitry 130 may be coupled with radio frequency (R/F)circuitry 110 that may be used in receiving and transmitting radio frequencysignals using antenna 120, which can be any type of antenna known in the art, for example, one or more omnidirectional antenna(e). - As will be described in greater detail below, one or more components (e.g.,
processor 140, DSP circuitry 130) ofwireless device 100 may be placed in a low-power state during a period of inactivity. When in the low-power state, certain values may be maintained for use when the component is restored to normal operating conditions. These values may be maintained using the mechanisms and techniques described herein. -
FIG. 2 is a circuit level diagram of a first embodiment of combinational logic and a memory element that may maintain a value when the combinational logic is placed in a low power state.Combinational logic 200 is intended to represent any type and/or amount of combinational logic that may be included in an integrated circuit. The output signal fromcombinational logic 200 represents a value to be stored when the component within whichcombinational logic 200 resides is placed in a low power state. In one embodiment, a clock signal (labeled “ELCLK” for element clock) may be provided tomemory element 210 bylogic gate 220 that receives as input signals a clock signal and a standby signal. In one embodiment,logic gate 220 may be a NAND gate, in which case the output signal generated bylogic gate 220 may be an inverted version of the clock input signal when the standby signal is not asserted. In one embodiment, the clock signal provided tomemory element 210 is inverted byinverter 225 to provide a signal (labeled “ELCLK#” for inverted element clock) that may track the original clock signal. As described in greater detail below, ELCLK and ELCLK# provide signal to control transistors ofmemory element 210 to maintain a value inmemory element 210 whencombinational logic 200 is placed in a low power state. - In one embodiment,
combinational logic 200 may generate the input signal tomemory element 210. The input signal may be applied to the gates oftransistors 234 and 236. In one embodiment, transistor 234 maybe a p-type transistor andtransistor 236 may be an n-type transistor. In one embodiment, transistor 234 may be coupled withtransistor 232 that may have a gate coupled to receive the ELCLK signal fromlogic gate 220. Similarly,transistor 236 may be coupled withtransistor 238 that may have a gate coupled to receive the ELCLK# signal frominverter 225. In one embodiment,transistor 232 may be a p-type transistor andtransistor 238 may be an n-type transistor. -
Transistors transistor stack 230. Inclusion oftransistors transistor stack 230 may be an inverted version of the input signal. In one embodiment, this signal may be applied as an input signal to inverter 250, the output of which (labeled “output signal”) corresponds to the input signal and may be used by other circuitry (not shown inFIG. 2 ) in the same manner that the input signal tomemory element 210 may be used. As described in greater detail below,memory element 210 may operate to maintain the input signal during a time in whichcombinational logic 200 is powered down and not maintaining the input signal. - The output signal from
inverter 240 may be applied to the gates oftransistors transistor 262 may be a p-type transistor andtransistor 268 may be an n-type transistor. In one embodiment,transistor 262 may be coupled withtransistor 264 that may have a gate coupled to receive the ELCLK# signal frominverter 225. Similarly,transistor 268 may be coupled withtransistor 266 that may have a gate coupled to receive the ELCLK signal fromlogic gate 220. In one embodiment,transistor 264 may be a p-type transistor andtransistor 266 may be an n-type transistor. -
Transistors transistor stack 260.Inverter 240 andtransistor stack 260 together may operate to maintain the input signal tomemory element 210. Thus, whencombinational logic 200 is powered and operating the value maintained byinverter 240 and transistor stack 260 tracks the input signal. Whencombinational logic 200 is not powered and operating a value corresponding to the last input signal provided tomemory element 210 is maintained byinverter 240 andtransistor stack 260. - If
combinational logic 200 represents a relatively large block of circuitry, placingcombinational logic 200 in a low power state, for example, by disabling a clock signal and/or power source while providing power tomemory element 210 may provide significant power savings for an integrated circuit that includescombinational logic 200 andmemory element 210. In one embodiment,combinational logic 200 may be a portion of processing circuitry that may generate a value that should be maintained during a low power event. Becausememory element 210 does not include thick gate transistors or use of reverse body bias current,memory element 210 may be easier to manufacture than other memory elements. -
FIG. 3 is a circuit level diagram of a second embodiment of combinational logic and a memory element that may maintain a value when the combinational logic is placed in a low power state. In one embodiment,memory element 300 may receive an input signal fromcombinational logic 200, which may be any type of combinational logic as described above. In one embodiment,memory element 300 may include three transistor stacks, three inverters and a pass-gate, the operation of which is described in greater detail below. In one embodiment, the ELCLK and ELCLK# signals are provided as described above with respect toFIG. 2 . - In one embodiment,
combinational logic 200 may generate the input signal tomemory element 300. The input signal may be applied to the gates of transistors 324 and 326. In one embodiment, transistor 324 may be a p-type transistor and transistor 326 may be an n-type transistor. In one embodiment, transistor 324 may be coupled withtransistor 322 that may have a gate coupled to receive the ELCLK signal fromlogic gate 220. Similarly, transistor 326 may be coupled withtransistor 328 that may have a gate coupled to receive the ELCLK# signal frominverter 225. In one embodiment,transistor 322 may be a p-type transistor andtransistor 328 may be an n-type transistor. -
Transistors transistor stack 320. Inclusion oftransistors transistor stack 320 may be an inverted version of the input signal. In one embodiment, this output signal fromtransistor stack 320 may be applied as an input signal toinverter 330, the output of which may be provided totransistor stack 340 and to passgate 350. The input ofinverter 330 may also be coupled to receive an output signal fromtransistor stack 340. - The output signal from
inverter 330 may be applied to the gates oftransistors transistor 342 may be a p-type transistor andtransistor 348 may be an n-type transistor. In one embodiment,transistor 342 may be coupled withtransistor 344 that may have a gate coupled to receive the ELCLK signal. Similarly,transistor 348 may be coupled withtransistor 346 that may have a gate coupled to receive the ELCLK# signal. In one embodiment,transistor 344 may be a p-type transistor andtransistor 346 may be an n-type transistor. -
Transistors transistor stack 340.Inverter 330 andtransistor stack 340 together may operate to maintain the input signal tomemory element 300. Thus, whencombinational logic 200 is powered and operating the value maintained byinverter 330 and transistor stack 340 tracks the input signal. Whencombinational logic 200 is not powered and operating a value corresponding to the last input signal provided tomemory element 300 is maintained byinverter 330 andtransistor stack 340. The output ofinverter 330 may be provided to passgate 350. -
Pass gate 350, which may includetransistors 355 and 358, may operate to pass the value stored byinverter 330 andtransistor stack 340 toinverter 360 andtransistor stack 380. In one embodiment, the gate oftransistor 356 may be coupled to receive the ELCLK signal and the gate oftransistor 358 may be coupled to receive the ELCLK# signal. In one embodiment, this output signal frompass gate 350 may be applied as an input signal toinverter 360, the output of which may be provided totransistor stack 380. The input ofinverter 360 may also be coupled to receive an output signal fromtransistor stack 380. - The output signal from
inverter 360 may be applied to the gates oftransistors transistor 382 may be a p-type transistor andtransistor 388 may be an n-type transistor. In one embodiment,transistor 382 may be coupled withtransistor 384 that may have a gate coupled to receive the ELCLK# signal. Similarly,transistor 388 may be coupled withtransistor 386 that may have a gate coupled to receive the ELCLK signal. In one embodiment,transistor 384 may be a p-type transistor andtransistor 386 may be an n-type transistor. -
Transistors transistor stack 380.Inverter 360 andtransistor stack 380 together may operate to maintain the signal output byinverter 330. Ifcombinational logic 200 represents a relatively large block of circuitry, placingcombinational logic 200 in a low power state, for example, by disabling a clock signal and/or power source while providing power tomemory element 300 may provide significant power savings for an integrated circuit that includescombinational logic 200 andmemory element 300. - In one embodiment,
combinational logic 200 may be a portion of processing circuitry that may generate a value that should be maintained during a low power event. Becausememory element 300 does not include thick gate transistors or use of reverse body bias current,memory element 300 may be easier to manufacture than other memory elements. -
FIG. 4 is a circuit level diagram of a third embodiment of combinational logic and memory elements that may maintain a value when the combinational logic is placed in a low power state. In one embodiment,memory element 400 may receive an input signal fromcombinational logic 200, which may be any type of combinational logic as described above. In one embodiment,memory element 400 may include two transistor stacks, an inverters and a pass-gate, the operation of which is described in greater detail below. In one embodiment, the ELCLK and ELCLK# signals are provided as described above with respect toFIG. 2 . - In one embodiment,
combinational logic 200 may generate the input signal tomemory element 400. The input signal may be applied to the gates oftransistors 434 and 436. In one embodiment, transistor 434 may be a p-type transistor andtransistor 436 may be an n-type transistor. In one embodiment, transistor 434 may be coupled withtransistor 432 that may have a gate coupled to receive the ELCLK signal fromlogic gate 220. Similarly,transistor 436 may be coupled withtransistor 438 that may have a gate coupled to receive the ELCLK# signal frominverter 225. In one embodiment,transistor 432 may be a p-type transistor andtransistor 438 may be an n-type transistor. -
Transistors transistor stack 430. Inclusion oftransistors transistor stack 430 may be an inverted version of the input signal. In one embodiment, this output signal fromtransistor stack 430 may be applied as an input signal toinverter 440, the output of which may be provided totransistor stack 450 and to passgate 460. The input ofinverter 440 may also be coupled to receive an output signal fromtransistor stack 440. - The output signal from
inverter 440 may be applied to the gates oftransistors transistor 452 may be a p-type transistor andtransistor 458 may be an n-type transistor. In one embodiment,transistor 452 may be coupled withtransistor 454 that may have a gate coupled to receive the ELCLK signal. Similarly,transistor 458 may be coupled withtransistor 456 that may have a gate coupled to receive the ELCLK# signal. In one embodiment,transistor 454 may be a p-type transistor andtransistor 456 may be an n-type transistor. -
Transistors transistor stack 450.Inverter 440 andtransistor stack 450 together may operate to maintain the input signal tomemory element 400. Thus, whencombinational logic 200 is powered and operating the value maintained byinverter 440 and transistor stack 450 tracks the input signal. Whencombinational logic 200 is not powered and operating a value corresponding to the last input signal provided tomemory element 400 is maintained byinverter 440 andtransistor stack 450. The output ofinverter 440 may be provided to passgate 460. -
Pass gate 460, which may includetransistors inverter 440 andtransistor stack 450 toinverter 470 andtransistor stack 480. In one embodiment, the gate oftransistor 466 may be coupled to receive the ELCLK signal and the gate oftransistor 468 may be coupled to receive the ELCLK# signal. In one embodiment, this output signal frompass gate 460 may be applied as an input signal toinverter 470, the output of which may be provided totransistor stack 480. - The output signal from
inverter 470 may be applied to the gates oftransistors transistor 482 may be a p-type transistor andtransistor 488 may be an n-type transistor. In one embodiment,transistor 482 may be coupled withtransistor 484 that may have a gate coupled to receive the ELCLK# signal. Similarly,transistor 488 may be coupled withtransistor 486 that may have a gate coupled to receive the ELCLK signal. In one embodiment,transistor 484 may be a p-type transistor andtransistor 486 may be an n-type transistor. -
Transistors transistor stack 480.Inverter 470 andtransistor stack 480 together may operate to maintain the signal output byinverter 460. In one embodiment,inverter 470 andtransistor stack 480 together providememory element 465, which may be powered down whencombinational logic 200 is powered down. Thus,memory element 400 may maintain the stored value whencombinational logic 200 andmemory element 465 are powered down. -
FIG. 5 is a circuit level diagram of a fourth embodiment of combinational logic and a memory element that may maintain a value when the combinational logic is placed in a low power state. In one embodiment,memory element 500 may receive an input signal fromcombinational logic 200, which may be any type of combinational logic as described above. In one embodiment, the ELCLK and ELCLK# signals are provided as described above with respect toFIG. 2 . - In one embodiment,
combinational logic 200 may generate the input signal tomemory element 500. The input signal may be applied to the gates of transistors 534 and 536. In one embodiment, transistor 534 may be a p-type transistor and transistor 536 may be an n-type transistor. In one embodiment, transistor 534 may be coupled withtransistor 532 that may have a gate coupled to receive the ELCLK signal fromlogic gate 220. Similarly, transistor 536 may be coupled withtransistor 538 that may have a gate coupled to receive the ELCLK# signal frominverter 225. In one embodiment,transistor 532 may be a p-type transistor andtransistor 538 may be an n-type transistor. -
Transistors transistor stack 530. Inclusion oftransistors transistor stack 530 may be an inverted version of the input signal. In one embodiment, this output signal fromtransistor stack 530 may be applied as an input signal toinverter 540, the output of which may be provided totransistor stack 550 and tomemory element 565. The input ofinverter 540 may also be coupled to receive an output signal fromtransistor stack 550. - The output signal from
inverter 540 may be applied to the gates oftransistors 552 and 558. In one embodiment, transistor 552 may be a p-type transistor andtransistor 558 may be an n-type transistor. In one embodiment, transistor 552 may be coupled withtransistor 554 that may have a gate coupled to receive the ELCLK signal. Similarly,transistor 558 may be coupled withtransistor 556 that may have a gate coupled to receive the ELCLK# signal. In one embodiment,transistor 554 may be a p-type transistor andtransistor 556 may be an n-type transistor. -
Transistors transistor stack 550.Inverter 540 andtransistor stack 550 together may operate to maintain the input signal tomemory element 500. Thus, whencombinational logic 200 is powered and operating the value maintained byinverter 540 and transistor stack 550 tracks the input signal. Whencombinational logic 200 is not powered and operating a value corresponding to the last input signal provided tomemory element 500 is maintained byinverter 540 andtransistor stack 550. The output ofinverter 540 may be provided tomemory element 565. -
Memory element 565, which may includetransistor stacks inverters inverter 540. In one embodiment, the gates oftransistors inverter 540. In one embodiment,transistor 564 may be a p-type transistor andtransistor 566 may be an n-type transistor. In one embodiment, the gate oftransistor 562 may be coupled to receive the ELCLK signal and the gate oftransistor 568 may be coupled to receive the ELCLK# signal. In one embodiment, the output signal fromtransistor stack 560 may be applied as an input signal toinverter 570, the output of which may be provided totransistor stack 580. The input ofinverter 570 may also be coupled to receive an output signal fromtransistor stack 580. - The output signal from
inverter 570 may be applied to the gates oftransistors 582 and 588. In one embodiment, transistor 582 may be a p-type transistor andtransistor 588 may be an n-type transistor. In one embodiment, transistor 582 may be coupled withtransistor 584 that may have a gate coupled to receive the ELCLK# signal. Similarly,transistor 588 may be coupled withtransistor 586 that may have a gate coupled to receive the ELCLK signal. In one embodiment,transistor 584 may be a p-type transistor andtransistor 586 may be an n-type transistor. -
Inverter 570 andtransistor stack 580 together may operate to maintain the signal output bymemory element 500. In one embodiment,inverter 570 andtransistor stack 580 together providememory element 565, which may be powered down whencombinational logic 200 is powered down. Thus,memory element 500 may maintain the stored value whencombinational logic 200 andmemory element 565 are powered down. - Reference in the specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. The appearances of the phrase “in one embodiment” in various places in the specification are not necessarily all referring to the same embodiment.
- While the invention has been described in terms of several embodiments, those skilled in the art will recognize that the invention is not limited to the embodiments described, but can be practiced with modification and alteration within the spirit and scope of the appended claims. The description is thus to be regarded as illustrative instead of limiting.
Claims (14)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/026,530 US20060145724A1 (en) | 2004-12-31 | 2004-12-31 | Relatively low standby power |
US11/132,618 US7443205B2 (en) | 2004-12-31 | 2005-05-18 | Relatively low standby power |
US12/288,754 US7667498B1 (en) | 2004-12-31 | 2008-10-23 | Relatively low standby power |
US12/709,736 US8076956B1 (en) | 2004-12-31 | 2010-02-22 | Relatively low standby power |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/026,530 US20060145724A1 (en) | 2004-12-31 | 2004-12-31 | Relatively low standby power |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/132,618 Continuation-In-Part US7443205B2 (en) | 2004-12-31 | 2005-05-18 | Relatively low standby power |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060145724A1 true US20060145724A1 (en) | 2006-07-06 |
Family
ID=36639668
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/026,530 Abandoned US20060145724A1 (en) | 2004-12-31 | 2004-12-31 | Relatively low standby power |
US12/288,754 Expired - Fee Related US7667498B1 (en) | 2004-12-31 | 2008-10-23 | Relatively low standby power |
US12/709,736 Expired - Fee Related US8076956B1 (en) | 2004-12-31 | 2010-02-22 | Relatively low standby power |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/288,754 Expired - Fee Related US7667498B1 (en) | 2004-12-31 | 2008-10-23 | Relatively low standby power |
US12/709,736 Expired - Fee Related US8076956B1 (en) | 2004-12-31 | 2010-02-22 | Relatively low standby power |
Country Status (1)
Country | Link |
---|---|
US (3) | US20060145724A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080030224A1 (en) * | 2006-08-07 | 2008-02-07 | Aurobindo Dasgupta | Logic with state retentive sleep mode |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6281711B1 (en) * | 1992-04-14 | 2001-08-28 | Hitachi, Ltd. | Semiconductor integrated circuit device having power reduction mechanism |
US20040266092A1 (en) * | 2003-06-27 | 2004-12-30 | Intel Corporation | System and method for data retention with reduced leakage current |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100392687B1 (en) | 1995-10-31 | 2003-11-28 | 마츠시타 덴끼 산교 가부시키가이샤 | Semiconductor storage device |
JPH11112297A (en) | 1997-10-06 | 1999-04-23 | Nec Corp | Latch circuit and semiconductor integrated circuit having the same |
US6639827B2 (en) | 2002-03-12 | 2003-10-28 | Intel Corporation | Low standby power using shadow storage |
US6775180B2 (en) | 2002-12-23 | 2004-08-10 | Intel Corporation | Low power state retention |
US6788122B2 (en) | 2003-01-30 | 2004-09-07 | United Memories, Inc. | Clock controlled power-down state |
US7069522B1 (en) * | 2003-06-02 | 2006-06-27 | Virage Logic Corporation | Various methods and apparatuses to preserve a logic state for a volatile latch circuit |
US7443205B2 (en) | 2004-12-31 | 2008-10-28 | Marvell International Ltd. | Relatively low standby power |
-
2004
- 2004-12-31 US US11/026,530 patent/US20060145724A1/en not_active Abandoned
-
2008
- 2008-10-23 US US12/288,754 patent/US7667498B1/en not_active Expired - Fee Related
-
2010
- 2010-02-22 US US12/709,736 patent/US8076956B1/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6281711B1 (en) * | 1992-04-14 | 2001-08-28 | Hitachi, Ltd. | Semiconductor integrated circuit device having power reduction mechanism |
US20040266092A1 (en) * | 2003-06-27 | 2004-12-30 | Intel Corporation | System and method for data retention with reduced leakage current |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080030224A1 (en) * | 2006-08-07 | 2008-02-07 | Aurobindo Dasgupta | Logic with state retentive sleep mode |
US7649385B2 (en) * | 2006-08-07 | 2010-01-19 | Intel Corporation | Logic with state retentive sleep mode |
Also Published As
Publication number | Publication date |
---|---|
US7667498B1 (en) | 2010-02-23 |
US8076956B1 (en) | 2011-12-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7279927B2 (en) | Integrated circuit with multiple power domains | |
US20030218478A1 (en) | Regulation of crowbar current in circuits employing footswitches/headswitches | |
US7982514B2 (en) | State-retentive master-slave flip flop to reduce standby leakage current | |
US20100176892A1 (en) | Ultra Low Power Oscillator | |
US7414442B2 (en) | Buffer circuit and integrated circuit | |
US7908499B2 (en) | Semiconductor integrated circuit comprising master-slave flip-flop and combinational circuit with pseudo-power supply lines | |
US6493257B1 (en) | CMOS state saving latch | |
US7215155B2 (en) | Control circuits and methods including delay times for multi-threshold CMOS devices | |
US20060291296A1 (en) | Virtual ground circuit for reducing SRAM standby power | |
KR20150096721A (en) | Sense amplifier including a level shifter | |
US7432754B2 (en) | Voltage control circuit having a power switch | |
JP4549711B2 (en) | Semiconductor circuit device | |
US6385099B1 (en) | Reducing level shifter standby power consumption | |
JP3693911B2 (en) | Semiconductor integrated circuit | |
US9178496B2 (en) | Low leakage retention register tray | |
JPH08321763A (en) | Logic circuit having power control function | |
US6791361B2 (en) | Technique for mitigating gate leakage during a sleep state | |
US7443205B2 (en) | Relatively low standby power | |
US8076956B1 (en) | Relatively low standby power | |
US6385120B1 (en) | Power-off state storage apparatus and method | |
JPH09261013A (en) | D flip-flop circuit | |
US7795917B2 (en) | High-speed buffer circuit, system and method | |
KR20040075948A (en) | Intergrated circuit and battery powered electronic device | |
US6927614B2 (en) | High performance state saving circuit | |
US20060197464A1 (en) | Integrated circuit with low power consumption and high operations speed |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MCCARROLL, DAVID W.;REEL/FRAME:016584/0530 Effective date: 20050208 |
|
AS | Assignment |
Owner name: MARVELL INTERNATIONAL LTD.,BERMUDA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:018515/0817 Effective date: 20061108 Owner name: MARVELL INTERNATIONAL LTD., BERMUDA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:018515/0817 Effective date: 20061108 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |